A hierarchical model to manage hardware topology in MPI applications - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2017

A hierarchical model to manage hardware topology in MPI applications

Abstract

The MPI standard is a major contribution in the landscape of parallel programming. Since its inception in the mid 90's it has ensured portability and performance for parallel applications on a wide spectrum of machines and architectures. With the advent of multicore machines, understanding and taking into account the underlying physical topology and memory hierarchy have become of paramount importance. The MPI standard in its current state, however, and despite recent evolutions is still unable to offer mechanisms to achieve this. In this paper, we detail several additions to the standard that give the user tools to address the hardware topology and data locality issues while improving application performance.
Fichier principal
Vignette du fichier
article.pdf (10.95 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01621941 , version 1 (25-10-2017)

Identifiers

  • HAL Id : hal-01621941 , version 1

Cite

Emmanuel Jeannot, Farouk Mansouri, Guillaume Mercier. A hierarchical model to manage hardware topology in MPI applications. EuroMPI, Sep 2017, Chicago, United States. pp.1 - 11. ⟨hal-01621941⟩

Collections

CNRS INRIA INRIA2
262 View
139 Download

Share

Gmail Facebook X LinkedIn More