Communication-Based Power Modelling for Heterogeneous Multiprocessor Architecture - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

Communication-Based Power Modelling for Heterogeneous Multiprocessor Architecture

Résumé

Programming heterogeneous multiprocessor architectures is a real challenge when facing to a huge design space. Computer-aided design and development tools try to circumvent this issue by simplifying instantiation mechanisms. However, energy consumption is not well supported in most of these tools due to the difficulty to obtain fast and accurate power estimation. To this aim, this paper proposes and validates a power model of such platforms. The methodology is based on micro-benchmarking to estimate the model parameters. The energy model mainly relies on the energy overheads induced by communications between processors in a parallel application. Power modelling and micro-benchmarks are validated using a Zynq-based heterogeneous architecture showing the accuracy of the model for several tested synthetic applications.
Fichier principal
Vignette du fichier
roux2016ieeemcsoc.pdf (434.53 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01412835 , version 1 (08-12-2016)

Identifiants

  • HAL Id : hal-01412835 , version 1

Citer

Baptiste Roux, Matthieu Gautier, Olivier Sentieys, Steven Derrien. Communication-Based Power Modelling for Heterogeneous Multiprocessor Architecture. IEEE 10th International Symposium on Embedded Multicore /Many-core Systems-on-Chip (MCSoC 2016), Sep 2016, Lyon, France. ⟨hal-01412835⟩
215 Consultations
158 Téléchargements

Partager

Gmail Facebook X LinkedIn More