Energy Consumption Analysis of Software Polar Decoders on Low Power Processors - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2016

Energy Consumption Analysis of Software Polar Decoders on Low Power Processors

Abstract

This paper presents a new dynamic and fully generic implementation of a Successive Cancellation (SC) decoder (multi-precision support and intra-/inter-frame strategy support). This fully generic SC decoder is used to perform comparisons of the different configurations in terms of throughput, latency and energy consumption. A special emphasis is given on the energy consumption on low power embedded processors for software defined radio (SDR) systems. A N=4096 code length, rate 1/2 software SC decoder consumes only 14 nJ per bit on an ARM Cortex-A57 core, while achieving 65 Mbps. Some design guidelines are given in order to adapt the configuration to the application context.
Fichier principal
Vignette du fichier
article.pdf (410.2 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01363975 , version 1 (15-11-2016)

Identifiers

Cite

Adrien Cassagne, Olivier Aumage, Camille Leroux, Denis Barthou, Bertrand Le Gal. Energy Consumption Analysis of Software Polar Decoders on Low Power Processors. The 24nd European Signal Processing Conference (EUSIPCO 2016), Aug 2016, Budapest, Hungary. ⟨10.1109/EUSIPCO.2016.7760327⟩. ⟨hal-01363975⟩
253 View
327 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More