WCET analysis of instruction cache hierarchies - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Journal of Systems Architecture Year : 2011

WCET analysis of instruction cache hierarchies

Damien Hardy
Connectez-vous pour contacter l'auteur
Isabelle Puaut

Abstract

With the advent of increasingly complex hardware in real-time embedded systems (processors with performance enhancing features such as pipelines, caches, multiple cores), most embedded processors use a hierarchy of caches. While much research has been devoted to the prediction of Worst-Case Execution Times (WCETs) in the presence of a single level of cache (instruction caches, data caches, impact of cache replacement policies), very little research has focused on WCET estimations in the presence of cache hierarchies. In this paper, we propose a safe static instruction cache analysis method for multi-level caches. Variations of the method are presented to model different cache hierarchy management policies between cache levels: non-inclusive, inclusive and exclusive cache hierarchies. The method supports multiple replacement policies. The proposed method is experimented on medium-size benchmarks and a larger application. We show that the method is tight in the case of non-inclusive caches hierarchies and exclusive caches hierarchies, provided that all cache levels use the Least Recently Used (LRU) replacement policy. We further evaluate the additional pessimism when inclusion is enforced or when a non-LRU replacement policy is used.

Dates and versions

hal-00639454 , version 1 (09-11-2011)

Identifiers

Cite

Damien Hardy, Isabelle Puaut. WCET analysis of instruction cache hierarchies. Journal of Systems Architecture, 2011, 57 (7), ⟨10.1016/j.sysarc.2010.08.007⟩. ⟨hal-00639454⟩
217 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More