

Coquet: a Coq library for verifying hardware Thomas Braibant

▶ To cite this version:

Thomas Braibant. Coquet: a Coq library for verifying hardware. 2011. inria-00611757

HAL Id: inria-00611757 https://inria.hal.science/inria-00611757

Preprint submitted on 22 Aug 2011

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Coquet: a Coq library for verifying hardware

Thomas Braibant

LIG, UMR 5217, INRIA

Abstract. We propose a new library to model and verify hardware circuits in the Coq proof assistant. This library allows one to easily build circuits by following the usual pen-and-paper diagrams. We define a deep-embedding: we use a (dependently typed) data-type that models the architecture of circuits, and a meaning function. We propose tactics that ease the reasoning about the behavior of the circuits, and we demonstrate that our approach is practicable by proving the correctness of various circuits: a text-book divide and conquer adder of parametric size, some higher-order combinators of circuits, and some sequential circuits: a buffer, and a register.

Introduction

Formal methods are widely used in the verification of circuit design, and appear as a necessary alternative to test and simulation techniques. Among them, model checking methods have the advantage of being fully automated but can only deal with circuit of fixed size and suffer from combinatorial explosion. On the other hand, circuits can be formally specified and certified using theorem provers [10,9,14]. For instance, the overall approach introduced in [9,17] to model circuits in higher-order logic is to use predicates of the logic to express the possible behaviour of devices.

We present a study for specifying and verifying circuits in Coq. Our motivations are two-fold. First, there has been a lot of works describing and verifying circuits in logic in the HOL and ACL2 family of theorem provers. However, Coq features dependent types that are more expressive. The Veritas language experiment [10] hinted that these allow for specifications that are both clearer and more concise. We also argue that dependent types are invaluable for developing circuits reliably: some errors can be caught early, when type-checking the circuits or their specifications. Second, most of these works model circuits using a shallow-embedding: circuits are defined as predicates or functions in the logic of the theorem prover, with seldom, if any, way to reason about the devices inside the logic: for instance, functions that operate on circuits must be built at the meta-level [21], which precludes one from proving their correction. We define a data-type for circuits and a meaning function: we can write (and reason about) Coq functions that operate on the structure of circuits.

Circuit diagrams describe the wire connections between gates and have nice algebraic properties [5,15]. While we do not prove algebraic laws, our library features a set of basic blocks and combinators that allows one to describe such diagrams in a hierarchic and modular way. We make precise the interconnection of circuits, yet, we remain high-level because we make implicit the low-level diagram constructs such as wires and ports. Circuit diagrams are also used to present recursive or parametric designs. We use Coq recursive definitions to *generate* circuits of parametric size, e.g., to generate a *n*-bit adder for a given *n*. Then, we reason about these functions rather than on the tangible (fixed-size) instantiations of such generators. Circuits modelled by recursion have already been verified in other settings [14,17]. The novelty of our approach is that we derive circuit designs in a systematic manner: we structure circuits generators by mimicking the usual circuit diagrams, using our combinators. Then, the properties of these combinators allow us to prove the circuits correct.

We are interested in two kinds of formal dependability claims. First, we want to capture some properties of well-formedness of the diagrams. Second, we want to be able to express the *functional correctness* of circuits – the fact that a circuit complies to some specification, or that it implements a given function. Obviously, the well-formedness of a circuit is a prerequisite to its functional correctness. We will show that using dependent types, we can get this kind of verification for free. As an example, the type-system of Coq will preclude the user to make invalid compositions of circuits. Hence, we can focus on what is the intrinsic *meaning* of a circuit, and prove that the meaning of some circuits entails a high-level specification, e.g., some functional program.

Our contributions can be summarized as follows: we propose a new framework to model and verify circuits in Coq that allows to define circuits in a systematic manner by following usual diagrams; we provide tactics that allow to reason about circuits; we demonstrate that our approach is practicable on practical examples: text-book *n*-bit adders, high-level combinators, and sequential circuits.

Outline. In $\S1$, we give a small overview of all the basic concepts underlying our methodology to present how the various pieces fit together. We present the actual definitions we use in $\S2$. Then, in $\S3$ and $\S4$, we demonstrate the feasibility of our approach on some examples. We analyse some benefits of using a deepembedding in $\S5$. Finally, we compare our study to other related work in $\S6$.

1 Overview of our system

We give a global overview of the basic concepts of our methodology first, before giving a formal Coq definition to these notions in the next section. We take this opportunity to illustrate the use of our system to represent parametrized systems through the example of a simple *n*-bit adder: it computes an *n*-bit sum and a 1-bit carry out from two *n*-bit inputs and a 1-bit carry in. The recursive construction scheme of this adder is presented in Fig. 1 (data flows from left to right), using a *full-adder*, i.e., a 1-bit adder, as basic building block.

Circuit interfaces. Informally, we want to build circuits that relate n input wires to m output wires, where n, m are integers. For instance, the door



Fig. 1: A recursive *n*-bit ripple-carry adder

AND has two inputs and one output. However, using integers to number the wires does not give much structure: the *n*-bit adder has 2n + 1 input wires, this does not specify how they are grouped. Hence, we use arbitrary *finite-types* as indexes for the wires rather than using integers [11]. A circuit that relates inputs indexed by *n* to outputs indexed by *m* has type \mathbb{C} *n m*, where *n* and *m* are types. For instance, the full-adder, a circuit with three inputs and one output, has type \mathbb{C} ($\mathbf{1} \oplus (\mathbf{1} \oplus \mathbf{1})$) ($\mathbf{1} \oplus \mathbf{1}$), where \oplus is the disjoint sum (associative to the left) and $\mathbf{1}$ is a singleton type. Hence, the *n*-bit adder has type \mathbb{C} ($\mathbf{1} \oplus$ sumn $\mathbf{1}$ n \oplus sumn $\mathbf{1}$ n \oplus 1), where sumn *A n* is a *n*-ary disjoint sum.

Circuits combinators. The *n*-bit adder is made of several sub-components that are composed together. We use *circuit combinators* (or combining forms [19]) to specify the connection layout of circuits. For instance, in Fig. 1, the dashedbox is built by composing in parallel two HL circuits, that are then composed serially with a combinator that reorders the wires. These combinators leave implicit the connection points in the circuits, and focus on how informations flow through the circuit: the wire names given in Fig. 1 do not correspond to variables, and are provided for the sake of readability.

In our "nameless" setting, wires have to be forked and reordered using *plugs*: a plug is a circuit of type \mathbb{C} *n m*, defined using a map from *m* to *n* that defines how to connect an output wire (indexed by *m*) to an input wire (indexed by *n*). Since we use functions rather than relations, this definition naturally forbids short-circuits (two input wires connected to the same output wire).

Meaning of a circuit. We now depart from the syntactic definitions of circuits to give an overview of their semantics. We assume a type \mathbb{T} of what is carried by the wires, for instance booleans (\mathbb{B}) or streams of booleans ($\operatorname{nat} \to \mathbb{B}$). Let x be a circuit of type \mathbb{C} n m. The *inputs* (resp. *outputs*) of x are a finite function *ins* of type $n \to \mathbb{T}$ (resp. *outs* of type $m \to \mathbb{T}$). The *meaning* of x is a relation $x \vdash_m^n ins \bowtie outs$ between *ins* and *outs* that we define by induction on x.

This is an abstract mathematical characterization, which may or may not be computational (we will come back to this point later).

Abstracting from the implementation. The meaning of a circuit is defined by induction on its structure: this relation may be complex and may give informations about the internal implementation of a circuit. Thus, we want to move from the definition of this relation, for instance, to give high-level specifications, or to abstract their behavior. These abstractions can be expressed through the following kind of entailment [17]:

 $\forall ins, \forall outs, \texttt{RIPPLE} n \vdash ins \bowtie outs \rightarrow R outs ins$

We use *data-abstraction* [17] to be more elegant. Indeed, a value of type $\mathbf{1} \oplus \text{sumn 1} \mathbf{n} \oplus \text{sumn 1} \mathbf{n} \to \mathbb{B}$ is isomorphic to a value of type $\mathbb{B} \times \mathbb{W}_n \times \mathbb{W}_n$ (where \mathbb{W}_n is the type of integers from 0 to 2^n). We use *type-isomorphisms* to give tractable specifications for circuits: we prove that the parametric *n*-bit adder depicted in fig 1 implements the addition with carry function on \mathbb{W}_n .

2 Formal development

We now turn to define formally the concepts that were overviewed in the previous section. We use Coq type-classes to structure our development and parametrize code.

2.1 Circuit interfaces

We use arbitrary finite types (types with finitely many elements) as interfaces for the circuits, i.e., as indexes for the wires. One can create such finite types by using the disjoint-sum operator \oplus and the one-element type **1**. This construction can be generalized to *n*-ary disjoint sums written sumn A n, for a given A. However, using a single singleton type for all wires can be confusing: there is no way to distinguish one **1** from another, except by its position in the type (which is frustrating). Hence, we use an infinite family of singleton types $\mathbf{1}_x$ where x is a *tag.* Circuits are parametrised by some tags, which allows the Coq type-system to rule out some ill-formed combinations. This tagging discipline allows to easily follow circuit diagrams to define circuits in Coq, without much room for mistakes.

Inductive tag (t : string) : Type := _tag : tag t. (** we write $\mathbf{1}_t$ for tag t*)

Finite types are defined as a class Fin A that packages a duplicate-free list of all the elements of the type A, defined along the lines of [8].

2.2 Type isomorphisms

We use type-isomorphisms as "lenses" to express the specification of circuits in user-friendly types, without loss of information. In a nutshell, we define in Coq an isomorphism between two types A and B as a pair of functions $iso : A \to B$ and $uniso : A \to B$ that are proved to be inverse of each other. We use the notation $A \cong B$ for an isomorphism between A and B, and we define some notations for operations (or instances)that allow one to build such isomorphisms in Fig. 2. The most important instance state the duality between disjoint-sums in the domain of the finite functions to a cartesian product.

2.3 Plugs

Rewiring circuits of type \mathbb{C} *n m* are defined by mapping output wires indexed by *m* to input wires indexed by *n*. We define plugs using usual Coq functions to get small and computational definition of maps. (Note that, since we map the indexes of the wires, there is no way to embed an arbitrary function inside our circuits to compute, e.g., the addition of the value carried by two input wires.)

We give three examples: (a) is a circuit that forgets its first input (types must be read bottom-up on diagrams); (b) is a circuit that duplicates its inputs; (c) implements some re-ordering and duplication of the wires. (We leave implicit the associativity of wires on the diagrams.)



A possible implementation for (a) is fun $\mathbf{x} \Rightarrow \mathbf{inr x}$ and (b) can be implemented as fun $\mathbf{x} \Rightarrow \mathbf{match x}$ with $\mathbf{inl e} \Rightarrow \mathbf{e} \mid \mathbf{inr e} \Rightarrow \mathbf{e}$ end. If the type of the circuit gives enough informations, like the examples above, it is possible to define such plugs using proof-search. Indeed, plugs that deal with the associativity of the wires, or even re-orderings, are completely defined by their type, and we use tactics to write the map between wires (it amounts to some case splitting and little automation). Hence, in the formal definition of circuits, we omit the plugs that deal with associativity or re-orderings of the wires, not only for the sake of readability, but also because we do so in the actual Coq code: we leave holes in the code (thanks to the Coq Program feature) that will be filled automatically.

	$A \to \mathbb{T} \cong \sigma \qquad B \to \mathbb{T} \cong \tau$		$A \to \mathbb{T} \cong \sigma$
	$A \oplus B \to \mathbb{T} \cong (\sigma \times \tau)$	$\iota_{\mathtt{x}} \ \overline{1_x o \mathbb{T} \cong \mathbb{T}}$	$\overline{\operatorname{sumn}A\ n\to\mathbb{T}\cong\operatorname{vector}\sigma\ \mathbf{n}}$

Fig. 2: Isomorphisms between types

```
\begin{array}{l} \mbox{Context } \{\mbox{tech}:\mbox{Techno}\} \\ \mbox{Inductive } \mathbb{C} :\mbox{Type} \rightarrow \mbox{Type} := \\ |\mbox{Atom}:\ensuremath{\forall} \{\mbox{n}\, m:\mbox{Type}\} \ \{\mbox{Hfn}:\mbox{Fin}\, n\} \ \{\mbox{Hfm}:\mbox{Fin}\, m\},\mbox{techno}\, n\, m \rightarrow \mathbb{C} \ n\, m \\ |\mbox{Plug}:\ensuremath{\forall} \{\mbox{n}\, m:\mbox{Type}\} \ \{\mbox{Hfn}:\mbox{Fin}\, n\} \ \{\mbox{Hfm}:\mbox{Fin}\, m\},\mbox{techno}\, n\, m \rightarrow \mathbb{C} \ n\, m \\ |\mbox{Ser}:\ensuremath{\forall} \{\mbox{n}\, m\, p:\mbox{Type}\},\mbox{C} \ n\, m \rightarrow \mathbb{C} \ m\, p \rightarrow \mathbb{C} \ n\, p \\ |\mbox{Par}:\ensuremath{\forall} \{\mbox{n}\, m\, p\, q:\mbox{Type}\},\mbox{C} \ n\, p \rightarrow \mathbb{C} \ m\, q \rightarrow \mathbb{C} \ (\mbox{m} \ m\, p) \ (\mbox{p} \ q) \\ |\mbox{Loop}:\ensuremath{\forall} \{\mbox{n}\, m\, p:\mbox{Type}\},\mbox{C} \ (\mbox{m} \ m\, p) \ \rightarrow \mathbb{C} \ n\, m. \end{array}
```

Fig. 3: Syntax

2.4 Abstract syntax

In the following, we use some basic gates from which all other circuits are defined. Hence, we parametrize the definition of circuits by the type of the gates:

 $\texttt{Class Techno} := \texttt{techno} : \texttt{Type} \rightarrow \texttt{Type} \rightarrow \texttt{Type}.$

The Fig. 3 presents the dependent type that models circuits, as defined in Coq. This abstract syntax is strongly typed: it ensures that circuits built using the provided combinators are well-formed: dimensions have to agree, and it is not possible to connect circuits in the wrong direction. (Note that this is not anecdotal: if we were to describe circuits with ports and wires, ensuring these properties would require some boilerplate.) We denote serial composition (Ser) with the infix \triangleright symbol, and parallel composition (Par) with &. (Note that these definitions do not deal with what transit in the wires.)

2.5 Structural specifications

Let \mathbb{T} be the type of what is carried in the wires. We now define the meaning relation for circuits. For a given circuit of type $\mathbb{C} n m$, we build a relation between two functions of type $n \to \mathbb{T}$ and $m \to \mathbb{T}$. We define several operations on such functions, in order to express the meaning relation in a legible manner:

```
 \begin{array}{l} \mbox{Context } \{\mathbb{T}:\mbox{Type}\}. \\ \mbox{Definition left } \{n\} \ \{m\} \ (x: (n \oplus m) \to \mathbb{T}): n \to \mathbb{T}:=\mbox{fun } e \Rightarrow (x \ (\mbox{inl } \_ e)). \\ \mbox{Definition right } \{n\} \ \{m\} \ (x: (n \oplus m) \to \mathbb{T}): m \to \mathbb{T}:=\mbox{fun } e \Rightarrow (x \ (\mbox{inr } \_ e)). \\ \mbox{Definition lift } \{n\} \ \{m\} \ (f: m \to n) \ (x: n \to \mathbb{T}): m \to \mathbb{T}:=\mbox{fun } e \Rightarrow x \ (f \ e). \\ \mbox{Definition app } \{n \ m\} \ (x: n \to \mathbb{T}) \ (y: m \to \mathbb{T}): n \oplus m \to \mathbb{T}:= \\ \mbox{fun } e \Rightarrow \mbox{match } e \ \mbox{with inl } e \Rightarrow x \ e \ | \ \mbox{inr } e \Rightarrow y \ e \ \mbox{end}. \end{array}
```

We define the semantics of a given set of basic gates tech: Techno by defining instances of the following type-class, (typically, one instance for the boolean setting, and one instance in the stream of boolean setting):

The meaning relation for circuits is generated by this parameter and rules for each combinator. These rules are presented on Fig. 4 using inference rules rather than the corresponding Coq inductive, for the sake of readability.

2.6 Abstractions

The meaning relation defines precisely the behavior of a circuit, but cannot be used as it is. First, it may be too precise, e.g., with some internal details leaking, or imposing constraints between the inputs and the outputs of a circuit that are not relevant from an external point of view. Second, it defines a constraint between the inputs and outputs of a circuit as a relation between two functions $n \to \mathbb{T}$ and $m \to \mathbb{T}$, which is not user-friendly. In his book [17], Melham defines two kinds of abstractions that are relevant here: behavioral abstraction (expressed through the logical entailment of a weak specification R by the meaning relation) and data-abstraction (when the specification is expressed in terms of higher-level types than the above function types).

We combine these two notions to specify that a given circuit realises a specification R up-to two type isomorphisms, and to get more concise specifications, we also define the fact that a circuit implements a function **f** up-to isomorphisms:

```
Context {n m N M : Type} (Rn : (n \rightarrow T) \cong N) (Rm : (m \rightarrow T) \cong M).

Class Realise (c : C n m) (R : N \rightarrow M \rightarrow Prop) := realise: \forall ins outs,

c \vdash_{m}^{n} ins \bowtie outs \rightarrow R (iso ins) (iso outs).

Class Implement (c : C n m) (f : N \rightarrow M) := implement: \forall ins outs,

c \vdash_{m}^{n} ins \bowtie outs \rightarrow iso outs = f (iso ins).
```

2.7 Atoms and modular proofs

We develop circuits in a modular way: to build a complex circuit, we define a functor that takes as argument a module that packages the implementations of the sub-components, and the proofs that they meet some specification. This means that our proofs are hierarchical: we do not inspect the definition of the sub-components when we prove a circuit. These functors can then be applied to a module that contains a set of basic doors (of type Techno) and its meaning relation (of type Technology_spec).



Fig. 4: Meaning of circuits (omitting the rule for Atom)



Context a b s c : string. (*section variables*) Definition HADD : \mathbb{C} $(\mathbf{1}_a \oplus \mathbf{1}_b)$ $(\mathbf{1}_s \oplus \mathbf{1}_c)$:= Fork2 $(\mathbf{1}_a \oplus \mathbf{1}_b) \triangleright$ (XOR a b s & AND a b c).

Fig. 5: Definition of a half-adder

3 Proving some combinatorial circuits

In this section, we focus on acyclic combinational circuits, and implements some arithmetic circuits. We assume a set of basic gates (AND, XOR among others, that can all be defined and proved correct starting from NOR only). Wires carry booleans, i.e., the meaning relation is defined on booleans for the basic gates. We first illustrate our proof methodology on a half-adder. Then, we present operations on *n*-bits integers, that will be used to specify *n*-bit adders.

3.1 Proving a half-adder

A half-adder adds two 1-bit binary numbers together, producing a 1-bit number and a carry out. However, they cannot be chained together since they have no carry in input. We present a diagram of this circuit, along with its formal definition, in Fig. 5. The left-hand side of the following Coq excerpt is the statement we prove: the circuit HADD implements the function hadd on booleans (defined as $\lambda(a,b).(a \oplus b, a \land b)$, where \oplus is the boolean exclusive-or, and \land is the boolean and) up-to isomorphisms (we use the notations from Fig. 2 for isos). The Coq system ask us to give evidence of the right-hand side.

Instance HADD_Spec : Implement	$\mathtt{I}: \mathtt{1}_\mathtt{a} \oplus \mathtt{1}_\mathtt{b} \to \ \mathbb{B}, \mathtt{0}: \mathtt{1}_\mathtt{s} \oplus \mathtt{1}_\mathtt{c} \to \ \mathbb{B}$
$(\iota_{a} \bullet \iota_{b})$ (* iso on inputs *)	$\mathtt{H}:\mathtt{HADD}\vdash_{\mathtt{1}_{e}\oplus\mathtt{1}_{c}}^{\mathtt{1}_{a}\oplus\mathtt{1}_{b}}\mathtt{ins}\bowtie\mathtt{outs}$
$(\iota_{s} \bullet \iota_{c})$ (* iso on outputs *)	=======================================
HADD hadd.	Qiso $(\iota_{s} \bullet \iota_{c}) \ O = hadd \ (Qiso \ (\iota_{a} \bullet \iota_{b}) \ I)$

We have developed several tactics that help to prove this kind of goals. First, we automatically invert the derivation of the meaning relation in the hypothesis H, following the structure of the circuit, to get rid of parallel and serial combinators. This leaves the user with one meaning relation hypothesis per sub-component in the circuit (plugs included). Second, we use the type-class Implement as a dictionary of interesting properties. This allows one to make fast-forward reasoning by applying implements in any hypothesis stating a meaning relation for a sub-component. The type-class resolution mechanism will look for an instance of Implement for this sub-component, and transform the "meaning relation" hypothesis into an equation. (Note that at this point, the user may have to interact with the proof-assistant, e.g., to choose other Implement instances than the one that are picked automatically, but in many cases, this step is automatic.) At this point, the goal looks like the left-hand side of the following excerpt:

Third, we move to the right-hand side of the excerpt: we massage the goal to make some iso commute with the left, right and app operations, in order to generalize the goal w.r.t. the isos. (Note that the user may be required to interact with Coq if different isos are applied to the same term in different equations.) Finally, the proof context deals only with high-level data-types, and functions operating on these. The user may then prove the "interesting" part of the lemma.

3.2 *n*-bits integers

From now, we use a dependently typed definition of *n*-bits integers, along the lines of the fixed-size machine integers of [16]. We omit the actual definitions of functions when they can be infered from the type. In the following, we prove that various (recursive) circuits implement the **carry_add** function (that adds two *n*-bit numbers and a carry).

```
Record word (n:nat) := mk_word {val : Z; range: 0 \le val < 2^n}. (* \mathbb{W}_n *)
```

```
Definition repr n (x : Z) : \mathbb{W}_n := \dots

Definition high n m (x : \mathbb{W}_{(n+m)}) : \mathbb{W}_m := \dots

Definition low n m (x : \mathbb{W}_{(n+m)}) : \mathbb{W}_n := \dots

Definition combine n m (low : \mathbb{W}_n) (high : \mathbb{W}_m) : \mathbb{W}_{(n+m)} := \dots

Definition carry_add n (x y : \mathbb{W}_n) (b : \mathbb{B}) : \mathbb{W}_n * \mathbb{B} :=

let e := val x + val y + (if b then 1 else 0) in (e mod 2^n, 2^n \leq e)
```

Definition $\Phi_{\mathtt{x}}^{\mathtt{n}}$: Iso (sumn $\mathbf{1}_{\mathtt{x}} \mathtt{n} \to \mathbb{B}$) $(\mathbb{W}_n) := ...$

3.3 Two specifications of a 1-bit adder

A full-adder adds two 1-bit binary numbers with a carry in, producing a 1-bit number and a carry out, and is built from two half-adders. We present a diagram of this circuit, along with its formal definition in Fig. 6.

From this circuit, we can derive two specifications of interest. First, the meaning of the full-adder can be expressed in terms of a boolean function, that mimics the truth-table of the circuit. Second, we can prove that this circuit actually implements the carry_add function up-to isomorphism. Both these specifications are proved using the aforementioned tactics, only the interesting parts differ.



Fig. 6: Definition of a full-adder

```
\begin{array}{l} \mbox{Program Fixpoint RIPPLE cin a b cout sum n :} \\ \mathbb{C} \left( \mathbf{1}_{cin} \oplus \mbox{sum } \mathbf{1}_a \ n \oplus \mbox{sum } \mathbf{1}_b \ n \right) (\mbox{sum } \mathbf{1}_{sum} \ n \oplus \mathbf{1}_{cout}) := \\ \mbox{match } n \ with \\ & \mid \mathbf{0} \Rightarrow ... \ (* \ \mbox{Associativity } *) \\ & \mid \mbox{S } p \Rightarrow ... \vartriangleright (\mbox{ONE } (\mathbf{1}_{cin}) \ \& \ \mbox{HIGHLOWS } a \ b \ 1 \ p) \\ & \vartriangleright \ ... \vartriangleright (\mbox{FADD } a \ \mbox{cin sum } "c" \ \& \ \mbox{ONE } (\ \mbox{sum } \mathbf{1}_a \ p \oplus \ \mbox{sum } \mathbf{1}_b \ p)) \\ & \vartriangleright \ ... \vartriangleright (\mbox{ONE } (\ \mbox{sum } \mathbf{1}_{sum} \ 1) \ \& \ \mbox{RIPPLE } "c" \ a \ \mbox{b cout } s \ p) \\ & \rhd \ ... \vartriangleright (\mbox{OMBINE sum } 1 \ p \ \& \ \mbox{ONE } (\mathbf{1}_{cout}) \end{array} \end{array}
```

Fig. 7: Implementation of the ripple-carry-adder from Fig. 1

3.4 Ripple-carry adder

We present in Fig. 7 the formal definition of the ripple-carry adder from Fig. 1 (we omit the rewiring plugs). This definition is based on two new circuits to split wires, and combine them. Indeed, to build a 1 + n-bit adder, the lowest-order wire of each parameter is connected to a full-adder, while the *n* high-order wires of each parameter are connected to another ripple-carry adder. Conversely, the wires corresponding to the sum must be combined together. We use two plugs to define the HL and the COMBINE circuits.

```
\begin{array}{l} \texttt{Definition HL x n p}: \mathbb{C} \ (\texttt{sumn } \mathbf{1}_x \ (n+p)) \ (\texttt{sumn } \mathbf{1}_x \ n \oplus \texttt{sumn } \mathbf{1}_x \ p) := \texttt{Plug } \ldots \\ \texttt{Definition COMBINE x n p}: \mathbb{C} \ (\texttt{sumn } \mathbf{1}_x \ n \oplus \texttt{sumn } \mathbf{1}_x \ p) \ (\texttt{sumn } \mathbf{1}_x \ (n+p)) := \texttt{Plug } \ldots \end{array}
```

Then, we prove that these functions on wires implements their counterparts on words. These gates are then easily combined two-by-two to build HIGHLOWS and COMBINES that works with two sets of wires at the same time to get more economical designs (i.e., designs with less sub-components).

Lemma HL_Spec x n p: Implement	Lemma COMBINE_Spec x n p: Implement
$(\varPhi_x^{n+p})\;(\varPhi_x^n ullet \varPhi_x^p)\;(ext{HL x n p})$	$(\varPhi_x^n ullet \varPhi_x^p) \ (\varPhi_x^{n+p}) \ (extsf{COMBINE x n p})$
$(\texttt{fun } \texttt{x} \Rightarrow (\texttt{low } \texttt{n} \texttt{ p} \texttt{ x}, \texttt{high } \texttt{n} \texttt{ p} \texttt{ x})).$	$(\texttt{fun } \texttt{x} \Rightarrow (\texttt{combine n } \texttt{p} \ (\texttt{fst } \texttt{x}) \ (\texttt{snd } \texttt{x}))).$

Finally, we prove by induction on the size of the circuit that it implements the high-level carry_add addition function on words. (Note that this is a high-level

specification of the circuit: the carry_add function is not recursive and disclose nothing of the internal implementation of the device.) This boils down to the proof of lemma add_parts.

```
Lemma add_parts n m (xH yH: word m) (xL yL : word n) cin:

let (sumL,middle) := carry_add n xL yL cin in

let (sumH,cout) := carry_add m xH yH middle in

let sum := combine n m sumL sumH in

carry_add (n + m) (combine n m xL xH)(combine n m yL yH) cin = (sum,cout).

Instance RIPPLE_Spec cin a b cout sum n : Implement (RIPPLE cin a b cout s n)

(\iota_{cin} \bullet (\varPhi_a^n \bullet \varPhi_b^n)) \quad (\varPhi_{sum}^n \bullet \iota_{cout}) \quad (fun (c,(x,y)) \Rightarrow carry_add c x y).
```

This design is simple (a linear chain of 1-bit adders) and slow (each fulladder must wait for the carry-in bit from the previous full-adders). In the next subsection, we address the case of a more efficient adder, which is incidentally more complicated, and a better benchmark for our methodology.

3.5 Divide and conquer adder

A text-book [1] solution to improve on the delay of the ripple-carry adder is to use a divide and conquer scheme, and to compute both the sum when there is a carry in, and the sum when there is no carry in. It is then possible to compute at the same time the sum for the high-order bits, and the sum for the low order bits. Hence, we build a circuit that computes four pieces of data: s (resp. t), the n-bit sum of the inputs, assuming that there is no carry in (resp. assuming that there is a carry in); p the carry-propagate bit (resp. g the carry-generate bit), which is true when there is a carry out of the circuit, assuming that there is a carry in (resp. that there is no carry in).

We provide a diagram in Fig. 8 that depicts the base case and the recursive case, but we omit the actual Coq implementation, for the sake of readability. We prove that this circuit implements the following Coq function:

```
\begin{array}{l} \texttt{Definition dc } n: \mathbb{W}_{2^n} \, \ast \, \mathbb{W}_{2^n} \, \to \, \mathbb{B} \ast \mathbb{B} \ast \mathbb{W}_{2^n} \, \ast \mathbb{W}_{2^n} := \texttt{fun } (\texttt{x},\texttt{y}) \Rightarrow \\ \texttt{let } (\texttt{s},\texttt{g}) := \texttt{carry\_add } 2^n \; \texttt{x y false in} \\ \texttt{let } (\texttt{t},\texttt{p}) := \texttt{carry\_add } 2^n \; \texttt{x y true in } (\texttt{g},\texttt{p},\texttt{s},\texttt{t}). \end{array}
```

Again, this is a high-level specification w.r.t. the definition of the circuit: it does not disclose how the circuit compute its results (for instance, the dc function is not recursive). In a nutshell, the circuit computes in parallel the 4uple of results for the high-order and low-order part of the inputs. Then, the propagate and generate bits for both parts can be combined by the PG circuit to compute the propagate and generate bits for the entire circuit. In parallel, the FIX circuit is made of two 2^{n-1} -bit multiplexers (easily defined with a fixpoint using 1-bit multiplexers), and update the high-order parts of the sum, w.r.t. the propagate and generate carry-bits of the low-order adder.



Fig. 8: Divide and conquer adder

4 Sequential circuits: time and loops

While we have focused our case studies on combinational circuits, our methodology can be applied to sequential circuits, with or without the loops that were allowed in the syntax of circuits in §2.4. In this section, the wires carry streams of booleans (of type $nat \rightarrow B$), and we assume a basic gate DFF that implements the pre function (in the particular case of booleans):

Definition pre {A} (d : A):	<pre>Instance DFF_Realise_stream {a out}:</pre>
$\texttt{stream}\;\texttt{A} \to \texttt{stream}\;\texttt{A} := \texttt{fun}\;\texttt{f}\;\texttt{t} \Rightarrow$	$\texttt{Implement} (\texttt{DFF a out}) \ (\iota_{\texttt{a}}) \ (\iota_{\texttt{out}})$
$\texttt{match t with} \mid 0 \Rightarrow \texttt{d} \mid \texttt{S p} \Rightarrow \texttt{f p end}.$	(pre false).

A buffer. A DFF delays one wire by one unit of time; a FIFO buffer generalize this behavior in two dimensions, by chaining layers of DFF one after another. This circuit is simple, but is a good example for the use of high-level combinators.

These combinators capture the underlying regularity in some common circuit pattern, for instance replicating a sub-component in a serial or parallel manner.

Variable CELL : $\mathbb{C} \ n \ n$.	Variable CELL : $\mathbb C \; n \; m.$
Fixpoint COMPOSEN $\mathtt{k}:\mathbb{C}\;n\;n:=$	Fixpoint MAP $k : \mathbb{C} \ (\texttt{sumn } 1_n \ k) \ (\texttt{sumn } 1_m \ k) :=$
match k with	match k with
$\mid 0 \Rightarrow$ Plug id	$\mid 0 \Rightarrow \texttt{Plug id}$
$\mid \texttt{S} \ \texttt{p} \Rightarrow \texttt{CELL} \rhd (\texttt{COMPOSEN} \ \texttt{p})$	$ $ S p \Rightarrow CELL & (MAP p)
end.	end.

We prove that the COMPOSEN combinator implements a higher-order iteration function, up-to isomorphism: if CELL implements a given function f, then COMPOSEN k implements the iteration of f. Respectively, we prove that the MAP circuit implements the higher-order map function on vectors. Hence, a FIFO buffer in one-line, and we prove that it implements the function below.

```
\begin{array}{l} \mbox{Definition FIFO x n } k: \mathbb{C} \ (\mbox{sumn } \mathbf{1}_x \ k) \ (\mbox{sumn } \mathbf{1}_x \ k) := \mbox{COMBINEN (MAP (DFF x x) } k) \ n. \\ \mbox{Definition fifo n } k \ (v: \mbox{stream (vector } \mathbb{B} \ k)) : \mbox{stream (vector } \mathbb{B} \ k) := \\ \mbox{fun } t \Rightarrow \mbox{if } n < t \ \mbox{then } v \ (t - n) \ \mbox{else Vector.repeat } k \ \mbox{false.} \\ \mbox{Remark useful_iso : sumn } 1 \ n \rightarrow \mbox{stream } \mathbb{B} \cong \mbox{stream (vector } \mathbb{B} \ n) := \dots \end{array}
```

The proof of this specification relies on the above useful isomorphism between groups of wires that carries streams of booleans, and a stream of vectors of



Fig. 9: A memory element

booleans. The proof that the circuit implements a function on streams is done in the same fashion as the proofs from the previous section.

A memory element. Our next goal is to demonstrate how we deal with stateholding structures. Hence, we turn to the implementation of a 1-bit memory element, as implemented in Fig. 9. The register is meant to hold 1-bit of information through time, which does not fit nicely in the Implement framework (we cannot easily express the meaning of the register in terms of a stream transformer). Hence, we use a relational specification through the use of Realise:

```
Instance Register_Spec : Realise

(...: \mathbf{1}_{load} \oplus \mathbf{1}_a \rightarrow \texttt{stream } \mathbb{B} \cong \texttt{stream } \mathbb{B} * \mathbb{B}) \ (\iota_{out}) \ \texttt{REGISTER}

(fun (ins : stream (\mathbb{B} * \mathbb{B})) (outs : stream \mathbb{B}) \Rightarrow

outs = pre false (fun t \Rightarrow if fst (ins t) then snd (ins t) else outs t)).
```

Here, the state of the register is stored inside the history of the stream (the previous values that were taken by the output). While we do not advocate that this is the nicest way to reason about state holding devices, we were able to prove this specification in the same fashion as the previous combinatorial devices. We leave more thorough investigation of state-holding devices to future work.

5 Interesting corollaries

We now turn on to investigate some interesting consequences of the use of a concrete data-type to represent circuit. First, we prove that the behavior of combinatorial circuits without delay can be lifted to the stream setting. Second, we build some functions (or interpretations [2]) that operates on circuits.

Lifting combinatorial circuits. The meaning relation is parametrized by the semantics of the basic gates. This can be put to good use to prove the functional correction of some designs in the boolean setting, and then, to mechanically lift this proof of functional correction to the boolean stream setting (for the same set of gates). For instance, if a loop-less and delay-less circuit implements a function **f** in the boolean setting, we can prove that the very same circuit implements the function **Stream.map f** in the boolean stream setting.

Simulating and checking designs. One key feature of our first-order encoding of circuits in Coq is that it allows to check designs by simulation before attempting to prove them. This verification is done on the same definition than the one which will be proved later, allowing a seamless approach. While simulation cannot be done on circuits parametrized by a size, this remains a valuable help to avoid dead-ends. We define a simulation function sim that works on loopfree circuits, if the user provide a computational interpretation of each basic gate. For instance, it allows to simulate the adders of §3.

Delay and pretty-printing. Using the same ideas, we can build functions that compute the list of gates of circuits (with or without loops), or compute the length of the critical path in combinatorial circuits. While this is more anecdotal, and less directly useful than the previous simulation function, these functions are still interesting: one could, for instance, prove that some complex designs meet some time (or gate-count) complexity properties. (Note that is the only place where we exploit the finiteness of types.)

6 Comparisons with related works

Verifying circuits with theorem provers. There has been a substantial amount of work on specification and verification of hardware in HOL. In [9,17], HOL is used as a hardware description language and as a formalism to prove that a design meets its specification. They model circuits as predicates in the logic, using a shallow-embedding that merges the architecture of a circuit and its behavior. Building on the former methodology, [21] defines a compiler from a synthetisable subset of HOL that creates correct-by-construction clocked synchronous hardware implementations of mathematical functions specified in HOL. This methodology allows the designer to focus on high-level abstraction instead of reasoning and verifying at the gate level, admitting the existence of some base low-level circuits (like the addition on words [13]). By contrast, our work complement their behavioral "correct by design" synthesis from a subset of the high-level language of the theorem-prover with structural verification of circuits.

In the Boyer-Moore theorem prover (untyped, quantifier-free and first-order), Brock and Hunt proved the correctness of functions that generate correct hardware designs. They studied the correctness of an arithmetic and logic unit, parametrised by a size [14]. This verified synthesis approach was used to verify a microprocessor design [4]. While our proofs are not as automated, and our examples are less ambitious, we are able to prove higher-order circuits. Moreover, the dependent-types we use are helpful when defining complex circuits.

In Coq, Paulin-Mohring [18] proved the correction of a multiplier unit, using a shallow-embedding similar to the methodology used in HOL: circuits are modelled as functions of the Coq language. More recently, [6] investigated how to take advantage of dependent types and co-inductive types in hardware verification: they use a shallow embedding of Mealy automata to describe sequential circuits. By contrast with both works, we use a deep-embedding of circuits in Coq, that makes explicit the definition of circuits. We still need to investigate the examples of sequential circuits studied in these papers.

Algebraic definitions of circuits. Circuit diagrams have nice algebraic properties. Lafont [15] studied the algebraic theory of boolean circuits and Hinze [12] studied the algebra of parallel prefix circuits. Both settings are close to ours: however the former focused on the algebraic structure of circuits, while the latter defined combinators that allows to model (and prove correct using algebraic reasoning) all standard designs of a restricted class of circuits.

Functional languages in hardware design. Sheeran [20] made a thorough review of the use of functional languages in hardware design, and of the challenges to address. Our work is a step toward one of them: the design and verification of parametrized designs, through the use of circuit combinators. Lava [2] is a language embedded in Haskell to describe circuits, allowing one to define parametric circuits or higher-order combinators. While much of our goals are common, one key difference is that our encoding of circuits in Coq avoid the use of bound variables (we use only combinators). Moreover, we use dependent types, that are required to deal precisely with parametric circuits. Finally, we prove the correctness of these parametric circuits in Coq, while verification in Lava is reduced to the verification of finite-size circuits.

7 Conclusion and future works

We have presented a deep-embeding of circuits in the Coq proof-assistant that allows to build and reason about circuits, proving high-level specifications through the use of type-isomorphism. We have demonstrated that dependent types are useful to prove automatically some well-formedness conditions on the circuits, and helps to avoid time consuming mistakes. Then, we proved by induction the correctness of some arithmetic circuits of parametric size: this could not have been possible without mimicking the structure of the usual circuit diagrams to define circuit generators in Coq. The formal development accompanying this paper is available from the authors web-page [3].

In the immediate future, we plan to continue the case studies described in §3. In particular, we would like to investigate how to construct parallel prefix circuits in our framework [12,20], and to investigate combinational multipliers. In the more distant future, it would be interesting to study some front-ends to automatically generate some circuits: this could range to the reduction of the boiler-plate inherent to the definition of plugs, to the compilation of circuits from automaton. A major inspiration on behavioral synthesis is the work of Ghica [7]. We also look forward to study how our methodology applies to other settings that booleans or streams of booleans. For instance, if we move from booleans to the three-valued Scott's domain (unknown, true, false), we may interpret circuits in the so-called constructive semantics. We also hope that some of our methods could be applied to the probabilistic setting.

References

- A. V. Aho and J. D. Ullman. Foundations of Computer Science. Computer Science Press, W. H. Freeman and Company, 1992.
- P. Bjesse, K. Claessen, M. Sheeran, and S. Singh. Lava: Hardware Design in Haskell. In Proc. ICFP, pages 174–184. ACM Press, 1998.
- T. Braibant. Coquet: a coq library for verifying hardware. http://sardes. inrialpes.fr/~braibant/coquet, June 2011.
- B. Brock and W. A. Hunt Jr. The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor. *Formal Methods in System Design*, 11(1):71–104, 1997.
- C. Brown and G. Hutton. Categories, allegories and circuit design. In *Proc. LICS*, pages 372–381. IEEE Computer Society, 1994.
- S. Coupet-Grimal and L. Jakubiec. Certifying circuits in type theory. Formal Asp. Comput., 16(4):352–373, 2004.
- D. R. Ghica. Geometry of synthesis: a structured approach to VLSI design. In Proc. POPL, pages 363–375, 2007.
- G. Gonthier and A. Mahboubi. An introduction to small scale reflection in Coq. Journal of Formalized Reasoning, 3(2):95–152, 2010.
- M. Gordon. Why higher-order logic is a good formalisation for specifying and verifying hardware. Technical Report UCAM-CL-TR-77, Cambridge Univ., Computer Lab, 1985.
- F. K. Hanna, N. Daeche, and M. Longley. Veritas⁺: A specification language based on type theory. In *Hardware Specification, Verification and Synthesis*, LNCS, pages 358–379. Springer, 1989.
- J. R. Harrison. A HOL theory of Euclidean space. In J. Hurd and T. Melham, editors, Proc. TPHOLs 2005, volume 3603 of LNCS, pages 114–129. Springer, 2005.
- R. Hinze. An Algebra of Scans. In Dexter Kozen and Carron Shankland, editors, MPC, LNCS, pages 186–210. Springer, 2004.
- J. Iyoda. Translating HOL functions to hardware. Technical Report UCAM-CL-TR-682, University of Cambridge, Computer Laboratory, April 2007.
- W. A. Hunt Jr. and B. Brock. The Verification of a Bit-slice ALU. In Miriam Leeser and Geoffrey Brown, editors, *Hardware Specification, Verification and Synthesis*, volume 408 of *LNCS*, pages 282–306. Springer, 1989.
- Y. Lafont. Towards an algebraic theory of boolean circuits. Journal of Pure and Applied Algebra, 184:2003, 2003.
- X. Leroy. A formally verified compiler back-end. Journal of Automated Reasoning, 43(4):363–446, 2009.
- 17. T. Melham. Higher Order Logic and Hardware Verification, volume 31 of Cambridge Tracts in Theoretical Computer Science. Cambridge University Press, 1993.
- C. Paulin-Mohring. Circuits as Streams in Coq: Verification of a Sequential Multiplier. In *TYPES*, pages 216–230, 1995.
- M. Sheeran. μFP, A Language for VLSI Design. In LISP and Functional Programming, pages 104–112, 1984.
- M. Sheeran. Hardware Design and Functional Programming: a Perfect Match. J. UCS, 11(7):1135–1158, 2005.
- K. Slind, S. Owens, J. Iyoda, and M. Gordon. Proof producing synthesis of arithmetic and cryptographic hardware. *Formal Asp. Comput.*, 19(3):343–362, 2007.