<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of inria-00526327</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-26T12:34:54+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Multi-operand Decimal Adder Trees for FPGAs</title>
            <author role="crp">
              <persName>
                <forename type="first">Alvaro</forename>
                <surname>Vazquez</surname>
              </persName>
              <email type="md5">3c8372fb6d1b761248d80b48ce30b2ee</email>
              <email type="domain">inria.fr</email>
              <idno type="idhal" notation="numeric">880660</idno>
              <idno type="halauthorid" notation="string">497479-880660</idno>
              <orgName ref="#struct-300009"/>
              <affiliation ref="#struct-2371"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Florent</forename>
                <surname>de Dinechin</surname>
              </persName>
              <email type="md5">e3afd74fafe290453f5354a97228bfd7</email>
              <email type="domain">ens-lyon.org</email>
              <idno type="idhal" notation="string">florent-de-dinechin</idno>
              <idno type="idhal" notation="numeric">5437</idno>
              <idno type="halauthorid" notation="string">16659-5437</idno>
              <idno type="ORCID">https://orcid.org/0000-0003-4927-3301</idno>
              <idno type="IDREF">https://www.idref.fr/060154012</idno>
              <orgName ref="#struct-6818"/>
              <affiliation ref="#struct-2371"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Alvaro</forename>
                <surname>Vazquez</surname>
              </persName>
              <email type="md5">3c8372fb6d1b761248d80b48ce30b2ee</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2010-10-14 12:39:09</date>
              <date type="whenModified">2025-10-13 09:44:14</date>
              <date type="whenReleased">2010-10-19 10:22:04</date>
              <date type="whenProduced">2010-10-14</date>
              <date type="whenEndEmbargoed">2010-10-14</date>
              <ref type="file" target="https://inria.hal.science/inria-00526327v1/document">
                <date notBefore="2010-10-14"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/inria-00526327v1/file/RR-7420.pdf" id="file-526327-333294">
                <date notBefore="2010-10-14"/>
              </ref>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="155293">
                <persName>
                  <forename>Alvaro</forename>
                  <surname>Vazquez</surname>
                </persName>
                <email type="md5">3c8372fb6d1b761248d80b48ce30b2ee</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">inria-00526327</idno>
            <idno type="halUri">https://inria.hal.science/inria-00526327</idno>
            <idno type="halBibtex">vazquez:inria-00526327</idno>
            <idno type="halRefHtml">[Research Report] RR-7420, INRIA. 2010, pp.20</idno>
            <idno type="halRef">[Research Report] RR-7420, INRIA. 2010, pp.20</idno>
            <availability status="restricted">
              <licence target="https://about.hal.science/hal-authorisation-v1/">HAL Authorization<ref corresp="#file-526327-333294"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="ENS-LYON">École Normale Supérieure de Lyon</idno>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="INRIA">INRIA - Institut National de Recherche en Informatique et en Automatique</idno>
            <idno type="stamp" n="UNIV-LYON1">Université Claude Bernard - Lyon I</idno>
            <idno type="stamp" n="INRIA-RHA">INRIA Grenoble - Rhône-Alpes</idno>
            <idno type="stamp" n="INRIA-RRRT">Rapports de recherche et Technique de l'Inria</idno>
            <idno type="stamp" n="PRUNEL">Ecole Normale Supérieure de Lyon</idno>
            <idno type="stamp" n="LIP" corresp="UNIV-LYON1">Laboratoire de l'Informatique du Parallélisme</idno>
            <idno type="stamp" n="INRIA_TEST">INRIA - Institut National de Recherche en Informatique et en Automatique</idno>
            <idno type="stamp" n="TESTALAIN1">TESTALAIN1</idno>
            <idno type="stamp" n="INRIA2">INRIA 2</idno>
            <idno type="stamp" n="LARA">LARA</idno>
            <idno type="stamp" n="INRIA-RENGRE">INRIA-RENGRE</idno>
            <idno type="stamp" n="INRIA-300009">Inria 300009</idno>
            <idno type="stamp" n="UDL">UDL</idno>
            <idno type="stamp" n="UNIV-LYON">Université de Lyon</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="1">Not set</note>
            <note type="report" n="6">Research Report</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Multi-operand Decimal Adder Trees for FPGAs</title>
                <author role="crp">
                  <persName>
                    <forename type="first">Alvaro</forename>
                    <surname>Vazquez</surname>
                  </persName>
                  <email type="md5">3c8372fb6d1b761248d80b48ce30b2ee</email>
                  <email type="domain">inria.fr</email>
                  <idno type="idhal" notation="numeric">880660</idno>
                  <idno type="halauthorid" notation="string">497479-880660</idno>
                  <orgName ref="#struct-300009"/>
                  <affiliation ref="#struct-2371"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Florent</forename>
                    <surname>de Dinechin</surname>
                  </persName>
                  <email type="md5">e3afd74fafe290453f5354a97228bfd7</email>
                  <email type="domain">ens-lyon.org</email>
                  <idno type="idhal" notation="string">florent-de-dinechin</idno>
                  <idno type="idhal" notation="numeric">5437</idno>
                  <idno type="halauthorid" notation="string">16659-5437</idno>
                  <idno type="ORCID">https://orcid.org/0000-0003-4927-3301</idno>
                  <idno type="IDREF">https://www.idref.fr/060154012</idno>
                  <orgName ref="#struct-6818"/>
                  <affiliation ref="#struct-2371"/>
                </author>
              </analytic>
              <monogr>
                <idno type="reportNumber">RR-7420</idno>
                <imprint>
                  <biblScope unit="pp">20</biblScope>
                  <date type="datePub">2010-10-14</date>
                </imprint>
                <authority type="institution">INRIA</authority>
              </monogr>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Decimal arithmetic</term>
                <term xml:lang="en">IEEE 754-2008</term>
                <term xml:lang="en">BCD multi-operand addition</term>
                <term xml:lang="en">carry-ripple adder</term>
                <term xml:lang="en">pipelined adder trees</term>
                <term xml:lang="en">FPGA implementation</term>
              </keywords>
              <classCode scheme="acm" n="B.2.4">B.: Hardware/B.2: ARITHMETIC AND LOGIC STRUCTURES/B.2.4: High-Speed Arithmetic</classCode>
              <classCode scheme="acm" n="B.2.0">B.: Hardware/B.2: ARITHMETIC AND LOGIC STRUCTURES/B.2.0: General</classCode>
              <classCode scheme="halDomain" n="info.info-ao">Computer Science [cs]/Computer Arithmetic</classCode>
              <classCode scheme="halTypology" n="REPORT">Reports</classCode>
              <classCode scheme="halOldTypology" n="REPORT">Reports</classCode>
              <classCode scheme="halTreeTypology" n="REPORT.RESREPORT">Reports - Research report</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>The research and development of hardware designs for decimal arithmetic is currently going under an intense activity. For most part, the methods proposed to implement fixed and floating point operations are intended for ASIC designs. Thus, a direct mapping or adaptation of these techniques into a FPGA could be far from an optimal solution. Only a few studies have considered new methods more suitable for FPGA implementations. A basic operation that has not received enough attention in this context is multi-operand BCD addition. For example, it is of interest for low latency implementations of decimal fixed and floating point multipliers and decimal fused multiply-add units. We have explored the most representative proposals for multi-operand BCD addition and found that the resultant implementations in FPGAs are still very inefficient in terms of both area and latency when compared to their binary counterparts. In this paper we present a new method for fast and efficient implementation of multi-operand BCD addition in current FPGA devices. In particular, our proposal maps quite well into the slice structure of the Xilinx Virtex-5/Virtex-6 families and it is highly pipelineable. The synthesis results for a Virtex-6 device indicate that our implementations halve the area and latency of previous proposals, presenting area and delay figures close to those of optimal binary adder trees.</p>
            </abstract>
            <abstract xml:lang="fr">
              <p>La recherche sur l'implantation en matériel de l'arithmétique décimale est actuellement très active, la plupart des travaux portant sur des opérateurs pour les processeurs, en virgule fixe ou flottante. Mais les techniques développées pour un circuit intégré n'aboutissent pas forcément à une implémentation optimale dans un FPGA. Il n'y a que peu d'études ciblant explicitement les FPGA. Cet article s'intéresse dans ce contexte, à l'addition BCD multi-opérande, au cœur de multiplieurs et de multiplieurs-accumulateurs à faible latence. Nous étudions les architectures proposées pour cette opération décimale, et nous observons que, sur FPGA, leur performance (surface et latence) est très inférieure à celle des opérations binaire à précision comparable. Nous présentons donc dans cet article une nouvelle technique d'addition BCD multi-opérandes qui s'avère plus efficace que les propositions précédentes sur les FPGA actuels. Elle s'adapte particulièrement bien à la structure fine des FPGA Xilinx Virtex-5/Virtex-6, et se prête bien au pipeline. Les résultats de synthèse montrent que notre implémentation divise par deux la surface et la latence par rapport aux propositions précédentes, les ramenant à des valeurs comparables à celles des meilleurs additionneurs multi-opérandes binaires.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="researchteam" xml:id="struct-2371" status="OLD">
          <idno type="RNSR">199818277E</idno>
          <orgName>Computer arithmetic</orgName>
          <orgName type="acronym">ARENAIRE</orgName>
          <desc>
            <address>
              <addrLine>ENS Lyon - Laboratoire de l'Informatique du Parallélisme (LIP)46 Allée d'Italie 69364 Lyon France</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.inria.fr/equipes/arenaire</ref>
          </desc>
          <listRelation>
            <relation active="#struct-2497" type="direct"/>
            <relation active="#struct-300009" type="indirect"/>
            <relation active="#struct-35418" type="direct"/>
            <relation active="#struct-6818" type="indirect"/>
            <relation active="#struct-301088" type="indirect"/>
            <relation active="#struct-194495" type="indirect"/>
            <relation name="UMR5668 / URA1398" active="#struct-441569" type="indirect"/>
          </listRelation>
        </org>
        <org type="laboratory" xml:id="struct-2497" status="VALID">
          <idno type="RNSR">199218244V</idno>
          <idno type="ROR">https://ror.org/00n8d6z93</idno>
          <orgName>Centre Inria de l'Université Grenoble Alpes</orgName>
          <desc>
            <address>
              <addrLine>Inovallée655 avenue de l'Europe38330 Montbonnot</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.inria.fr/centre/grenoble</ref>
          </desc>
          <listRelation>
            <relation active="#struct-300009" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-300009" status="VALID">
          <idno type="ROR">https://ror.org/02kvxyf05</idno>
          <orgName>Institut National de Recherche en Informatique et en Automatique</orgName>
          <orgName type="acronym">Inria</orgName>
          <desc>
            <address>
              <addrLine>Domaine de VoluceauRocquencourt - BP 10578153 Le Chesnay Cedex</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.inria.fr/en/</ref>
          </desc>
        </org>
        <org type="laboratory" xml:id="struct-35418" status="VALID">
          <idno type="IdRef">191041289</idno>
          <idno type="ISNI">0000000104538607</idno>
          <idno type="RNSR">200317503S</idno>
          <idno type="ROR">04msnz457</idno>
          <orgName>Laboratoire de l'Informatique du Parallélisme</orgName>
          <orgName type="acronym">LIP</orgName>
          <date type="start">1990-01-01</date>
          <desc>
            <address>
              <addrLine>46 Allée d'Italie 69364 LYON CEDEX 07</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.ens-lyon.fr/LIP/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-6818" type="direct"/>
            <relation active="#struct-301088" type="direct"/>
            <relation active="#struct-194495" type="direct"/>
            <relation active="#struct-300009" type="direct"/>
            <relation name="UMR5668 / URA1398" active="#struct-441569" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-6818" status="VALID">
          <idno type="IdRef">149154992</idno>
          <idno type="ISNI">0000000123319856</idno>
          <idno type="ROR">https://ror.org/04zmssz18</idno>
          <idno type="Wikidata">Q10159</idno>
          <orgName>École normale supérieure de Lyon</orgName>
          <orgName type="acronym">ENS de Lyon</orgName>
          <date type="start">2010-01-01</date>
          <desc>
            <address>
              <addrLine>15 parvis René Descartes - BP 7000 - 69342 Lyon Cedex 07</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.ens-lyon.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-301088" type="direct"/>
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-301088" status="VALID">
          <idno type="ROR">https://ror.org/01rk35k63</idno>
          <orgName>Université de Lyon</orgName>
          <desc>
            <address>
              <addrLine>92 rue Pasteur - CS 30122, 69361 Lyon Cedex 07</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.universite-lyon.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-194495" status="VALID">
          <idno type="IdRef">026402823</idno>
          <idno type="ISNI">0000000121686185</idno>
          <idno type="ROR">https://ror.org/029brtt94</idno>
          <orgName>Université Claude Bernard Lyon 1</orgName>
          <orgName type="acronym">UCBL</orgName>
          <desc>
            <address>
              <addrLine>43, boulevard du 11 novembre 1918, 69622 Villeurbanne cedex</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.univ-lyon1.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-301088" type="direct"/>
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>