

### 3D Integration Technology Basics and Its Impact on Design

Mustafa Badaroglu, Pol Marchal

### ▶ To cite this version:

Mustafa Badaroglu, Pol Marchal. 3D Integration Technology Basics and Its Impact on Design. Norm Jouppi and Yuan Xie and Eren Kursun. WTAI: Workshop on Technology Architecture Interaction, Jun 2010, Saint-Malo, France. inria-00514441

### HAL Id: inria-00514441 https://inria.hal.science/inria-00514441

Submitted on 2 Sep 2010

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



## 3D Integration Technology Basics and Its Impact on Design

Mustafa Badaroglu & Pol Marchal

IMEC, Leuven, Belgium

FW1:Workshop on Technology-Architecture Interaction Emerging Technologies and Their Impact on Computer Architecture June 19, 2010



Held in conjunction with the 37th International Symposium on Computer Architecture (ISCA-37). Saint-Malo, France, June 19-23, 2010



Technology-architecture interaction in 3D

**Technology** description

TSV characterization data and DC/AC behavior

Chip package interactions

Design flow for 3D

Conclusions

## **3D TECHNOLOGY – WHY?**



### **3D TECHNOLOGY – SYSTEM BENEFITS**

<u>Mobile systems</u> Cost, Power, Form factor , Performance

### BANDWIDTH

**MODULARITY** 

Innovations 3D DRAM 3D MEMS & CIS

### REUSE

<u>Compute systems (servers)</u> Performance, Power efficiency, heat dissipation, Reliability

Innovations 3D memory systems 3D solid state drives 3D cooling solutions 3D Integration & advanced packaging

Architectural solutions
Power efficient performance (BW/mW)
Platform for MtM technologies

<u>Healthcare</u> <u>Form-fa</u>ctor, power, reliability

Innovations eCubes <u>Consumer</u> Cost, Power, Performance, Form factor,

Innovations 3D DRAM for graphics

FORMFACTOR

### BANDWIDTH VERSUS APPLICATION REQUIREMENTS



## **NEED FOR 3D INTEGRATION**



## COST/POWER/PERFORMANCE TRADE-OFFS FOR DIFFERENT 3D INTEGRATION SCHEMES?

IMEC AVC-H264

2



# **System:** IMEC AVC-H264 in TSMC 90nm CMOS

### **3D integration options**

- 2D DRAM using standard I/O circuits
- 3D-ready using optimized drivers

## **ANSWERING QUESTIONS**





Technology-architecture interaction in 3D

**Technology description** 

TSV characterization data and DC/AC behavior

Chip package interactions

Design flow for 3D

Conclusions

# **TODAY'S 3D TECHNOLOGIES**

### Established 3D packaging technology



- Limitations
  - Peripheral bonds only
  - Limited rerouting capabilities in laminate substrate
  - Long wire bonds (high inductance, high crosstalk, low speed interconnect)
  - For applications with lowdensity interconnects and with specific I/O pad routing

### Emerging 3D TSV technology



- Limitations
  - Often serial via processing limited to low number of interconnects
  - Limited scalability
  - ➔ For applications with intermediate-density / intermediate-bandwidth interconnects

# **3D INTERCONNECT FLAVORS**



### **3D-SIC and 3D-IC: IC-foundry technology**

- 3D interconnects realized at wafer level
- 3D interconnects processed post Front End and prior to Back End local interconnects
- 3D interconnects at intermediate and global interconnect levels (3D-SIC) or local (3D-IC)

terconnect

### BENCHMARKING OF DIFFERENT 3D OPTIONS

••••					
; <del>-</del>	3D-SIP	3D-WLP			3D-SIC
		UTCS	VIA-1	VIA-2	
3D Interconnect Technology	Package interposer	Embedded Thin die	Conformal Cu TSV	Cu-Filled TSV	Cu-nail TSV
Interconnect density	'package-to- package'	'around' die	Through Si	Through Si	Through Si
Peripheral	2 - 3 /mm	10 - 50 /mm	6 - 20 /mm	25 - 50 /mm	≥100 /mm
Area-array	4 - 11 /mm <sup>2</sup>	100 - 2.5k/mm <sup>2</sup>	44 - 400 /mm <sup>2</sup>	625 - 2.5k/mm <sup>2</sup>	≥ 10k/mm <sup>2</sup>
3D-TSV pitch	-	-	50 - 150 μm	20–40 μm	≤ 10 µm
3D-Interconnect pitch	300 - 500 μm	20 - 100 μm	-	-	-
3D-TSV diameter			49 - 100 μm	15 - 25 μm	1 - 5 μm
Die thickness	50 µm	10 - 20 μm	50 - 100 μm	25 - 50 μm	10 - 20 μm
	1	1			

### This presentation

imec

## FOCUS ON 3D SIC TECHNOLOGY







TSV resistance	~20 [40]mΩ		
TSV capacitance	37 [74]fF(depletion)		

imec

## THRU SILICON VIA (TSV) CROSS SECTION



### **3D-SIC PROCESSING:TSV,THINNING,AND COLLECTIVE DIE TO WAFER BONDING**



© IMEC 2010 WORKSHOP ON TECHNOLOGY-ARCHITECTURE INTERACTION - ISCA2010 - M. BADAROGLU & P. MARCHAL



Technology-architecture interaction in 3D

**Technology** description

TSV characterization data and DC/AC behavior

Chip package interactions

Design flow for 3D

Conclusions

### **TSV CHARACTERISTICS – DC + AC**



### **TSV RESISTANCE – LOW RESISTIVE 3D INTERCONNECTS POSSIBLE** CDF of TSV Resistance





## **3D RING OSCILLATORS: 2D VS 3D**



### 3D RO\_Cascaded

- 3D RO functionality check
- $\bullet$  Verification of measured  $R_{TSV}$  and  $C_{TSV}$

## **POWER-DELAY IN RING OSCILLATORS**

2D/3D RO Power-Delay Characteristics



### **TSV LEAKAGE CURRENT TO SUBSTRATE**



imec

## TSV RELIABILITY: STACKED-WAFER THERMAL CYCLING

Thermal cycling of Full wafer with electrical measurements

<u>What</u>:

- Thermal cycling is applied with cycle-time 30min, T<sub>L</sub>=-55°C and T<sub>H</sub>=125°C (two chamber oven)
- Electrical measurement at t=0cycles, 10c, 150c, 450c, 1000c
- Test structures detecting delamination, leakage and connectivity of TSV

<u>Results</u>: no reliability problems detected



# Full-thickness landing wafer

### A 3D NOC – DEMONSTRATING CIRCUIT-LEVEL FEASIBILITY OF 3D TSV TECHNOLOGY



### Two tiers using 100 TSVs $5\mu m$ diameter and $13\mu m$ pitch

\*I. Loi et al., "A Low-overhead Fault Tolerance Scheme for TSV-based 3D Network on Chip Links", ICCAD 08, pp. 598-602

imec

### SILICON – OUTPUT OF LOGIC ANALYZER



Functional at <u>25Mhz@0.6-1.5V</u> in 130nm/2M Measurement limited by inline test equipment

© IMEC 2010 WORKSHOP ON TECHNOLOGY-ARCHITECTURE INTERACTION - ISCA2010 - M. BADAROGLU & P. MARCHAL



Technology-architecture interaction in 3D

**Technology** description

TSV characterization data and DC/AC behavior

Chip package interactions

Design flow for 3D

Conclusions

### **3D - ELECTRO-THERMO-MECHANICAL SYSTEM**

Yield & reliability of micro-bumps & low-k materials in stacked wafers

Thermal – hot spots

**Global Mechanical stress** 

TSV impact neighboring devices

imec

### **TSV BONDING YIELD – TEST STRUCTURE**

### Each TSV is identified by its integer coordinates x and y TSV(x,y)

- Example: 6x6 TSV matrix
- 6x6 values of resistance  $R_{meas}(x,y)$

TSV	TSV	TSV	TSV	TSV	TSV
(1,6)	(2,6)	(3,6)	(4,6)	(5,6)	(6,6)
TSV	TSV	TSV	TSV	TSV	TSV
(1,5)	(2,5)	(3,5)	(4,5)	(5,5)	(6,5)
TSV	TSV	TSV	TSV	TSV	TSV
(1,4)	(2,4)	(3,4)	(4,4)	(5,4)	(6,4)
TSV	TSV	TSV	TSV	TSV	TSV
(1,3)	(2,3)	(3,3)	(4,3)	(5,3)	(6,3)
TSV	TSV	TSV	TSV	TSV	TSV
(1,2)	(2,2)	(3,2)	(4,2)	(5,2)	(6,2)
TSV	TSV	TSV	TSV	TSV	TSV
(1,1)	(2,1)	(3,1)	(4,1)	(5,1)	(6,1)



## **TSV BONDING YIELD – FEASIBLE**

Yield	TSV pitch=15um				
0.35	0.53	0.53	0.71	0.53	0.35
0.65	0.88	1.00	1.00	0.88	0.65
0.71	1.00	1.00	1.00	1.00	0.76
0.71	1.00	1.00	1.00	1.00	0.82
0.47	1.00	1.00	1.00	1.00	0.53
0.29	0.47	0.65	0.35	0.24	0.24

 @ pitch 15um yield of TSV at edges is poor, center is excellent

Yield		TSV pitch=20um			
0.76	0.88	0.88	0.82	0.94	0.76
0.94	0.88	1.00	1.00	0.88	0.94
0.94	1.00	1.00	1.00	0.94	1.00
0.94	1.00	1.00	1.00	1.00	1.00
0.82	1.00	1.00	1.00	1.00	1.00
0.65	0.65	0.76	0.82	0.82	0.71

 @ pitch 20um yield of TSV at edges is limited, center is excellent

## **THERMAL BEHAVIOR OF 3D CHIP-STACK**

Heaters are included on top die in 3D chip-stack, with temperature sensors

two sizes of heaters: 50x50um & 100x100um



Identical heaters are included in 2D die with temperature sensors

## **3DVS 2D THERMAL HOT SPOTS**



### MUST ACCOUNT FOR THERMAL HOTSPOTS DURING DESIGN



imec

### GLOBAL MECHANICAL STRESS IN A 3D STACK



You don't want this to happen when stacking a thin die on top of a thick bottom die

How to avoid it?

How to design for this?

### LOCAL STRESS – TSV PROXIMITY ON 130nm LONG-CHANNEL CMOS DEVICE – 10 mV





Technology-architecture interaction in 3D

**Technology** description

TSV characterization data and DC/AC behavior

Chip package interactions

Design flow for 3D

Conclusions

# AUGMENTING THE DESIGN FLOW



### SMART SAMPLE DESIGN – AN EXAMPLE, DRAM ON TOP OF LOGIC DIE



### COST OF 3D ON 200mm/300mm WAFERS ASSUMING 100% YIELD



0%

imec

### YIELD MODEL MUST BE INCLUDED TO THE OPTION SELECTED



### **DERIVING DESIGN RULES AND MODELS – TSV & DEVICE PROXIMITY**

#### TSV interactions: von Mises stress pattern



### Calibrated TCAD simulations with Test silicon **Derived Design rules**

imec © IMEC 2010 WORKSHOP ON TECHNOLOGY-ARCHITECTURE INTERACTION - ISCA2010 - M. BADAROGLU & P. MARCHAL infinite

### PACKAGE-CHIP CO-DESIGN: PATHFINDING

### 3D - 32-bit 400Mhz LP-DDR



3D - 4x128-bit 50Mhz LP-SDR



What is the optimal architecture? TSV placement? RDL required? Performance (delay, latency)? Power? Thermal management? Mechanical behavior? Cost? (Test+Thinning+Stacking+Yield)

### **SOLUTION: PATHFINDING FLOW & TOOLS**



## **TSV PITCH - AREA IMPACT**



imec

© IMEC 2010 WORKSHOP ON TECHNOLOGY-ARCHITECTURE INTERACTION - ISCA2010 - M. BADAROGLU & P. MARCHAL

50

### **THERMO-MECHANICAL-AWARE LAYOUT**



## CONCLUSIONS

3D Integration is becoming reality

- Products in volume for 3D WLP
- Demo circuits available for 3D SIC
- Experimental data for enabling 3D SIC Platforms

PathFinding to uncover the ample system opportunities of 3D Technology

- Definition of stack design thru co-optimization of design/technology
- Cost/performance/power evaluation

Must re-visit design flow to incorporate new design rules and models for thermo-mechanical modeling

- Calibration of simulation & models required
- Standardization of technology data