IOMMU: Strategies for Mitigating the IOTLB Bottleneck - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

IOMMU: Strategies for Mitigating the IOTLB Bottleneck

Muli Ben-Yehuda
  • Function : Author
  • PersonId : 872369
Ben-Ami Yassour
  • Function : Author
  • PersonId : 872370


The input/output memory management unit (IOMMU) was recently introduced into mainstream computer architecture when both Intel and AMD added IOMMUs to their chip-sets. An IOMMU provides memory protection from I/O devices by enabling system software to control which areas of physical memory an I/O device may access. However, this protection incurs additional direct memory access (DMA) overhead due to the required address resolution and validation. IOMMUs include an input/output translation lookaside buffer (IOTLB) to speed-up address resolution, but still every IOTLB cache-miss causes a substantial increase in DMA latency and performance degradation of DMA-intensive workloads. In this paper we first demonstrate the potential negative impact of IOTLB cachemisses on workload performance. We then propose both system software and hardware enhancements to reduce IOTLB miss rate and accelerate address resolution. These enhancements can lead to a reduction of over 60% in IOTLB miss-rate for common I/O intensive workloads.
Fichier principal
Vignette du fichier
WIOSCA-amit.pdf (1.21 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00493752 , version 1 (21-06-2010)


  • HAL Id : inria-00493752 , version 1


Nadav Amit, Muli Ben-Yehuda, Ben-Ami Yassour. IOMMU: Strategies for Mitigating the IOTLB Bottleneck. WIOSCA 2010 - Sixth Annual Workshorp on the Interaction between Operating Systems and Computer Architecture, Jun 2010, Saint Malo, France. ⟨inria-00493752⟩
345 View
1732 Download


Gmail Facebook Twitter LinkedIn More