Using Partial Tag Comparison in LowPower Snoopbased Chip Multiprocessors - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Using Partial Tag Comparison in LowPower Snoopbased Chip Multiprocessors

Ali Shafiee
  • Function : Author
  • PersonId : 872182
Narges Shahidi
  • Function : Author
  • PersonId : 872183


In this work we introduce power optimizations relying on partial tag comparison (PTC) in snoop‐based chip multiprocessors. Our optimizations rely on the observation that detecting tag mismatches in a snoopbased chip multiprocessor does not require aggressively processing the entire tag. In fact, a high percentage of cache mismatches could be detected by utilizing a small subset but highly informative portion of the tag bits. Based on this, we introduce a source‐based snoop filtering mechanism referred to as S‐PTC. In S‐PTC possible remote tag mismatches are detected prior to sending the request. We reduce power as S‐PTC prevents sending unnecessary snoops and avoids unessential tag lookups at the endpoints. Furthermore, S‐PTC improves performance as a result of early cache miss detection. S‐PTC improves average performance from 2.9 % to 3.5% for different configurations and for the SPLASH‐2 benchmarks used in this study. Our solutions reduce snoop request bandwidth from 78.5% to 81.9% and average tag array dynamic power by about 52%.
Fichier principal
Vignette du fichier
WEED-shafiee.pdf (751.93 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00492875 , version 1 (17-06-2010)


  • HAL Id : inria-00492875 , version 1


Ali Shafiee, Narges Shahidi, Amirali Baniasadi. Using Partial Tag Comparison in LowPower Snoopbased Chip Multiprocessors. WEED 2010 - Workshop on Energy-Efficient Design, Jun 2010, Saint Malo, France. ⟨inria-00492875⟩


WEED2010 ISCA2010
51 View
251 Download


Gmail Facebook Twitter LinkedIn More