

# Mely: Efficient Workstealing for Multicore Event-Driven Systems

Fabien Gaud, Sylvain Genevès, Renaud Lachaize, Baptiste Lepers, Fabien Mottet, Gilles Muller, Vivien Quéma

### ► To cite this version:

Fabien Gaud, Sylvain Genevès, Renaud Lachaize, Baptiste Lepers, Fabien Mottet, et al.. Mely: Efficient Workstealing for Multicore Event-Driven Systems. [Research Report] RR-7169, INRIA. 2010, pp.23. inria-00449530

# HAL Id: inria-00449530 https://inria.hal.science/inria-00449530

Submitted on 24 Jan 2010  $\,$ 

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE

# Mely: Efficient Workstealing for Multicore Event-Driven Systems

Fabien Gaud — Sylvain Genevès — Renaud Lachaize — Baptiste Lepers — Fabien Mottet — Gilles Muller — Vivien Quéma

# N° 7169

Janvier 2010





INSTITUT NATIONAL

DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE

### Mely: Efficient Workstealing for Multicore **Event-Driven Systems**

Fabien Gaud<sup>\*</sup>, Sylvain Genevès<sup>\*</sup>, Renaud Lachaize<sup>\*</sup>, Baptiste Lepers<sup>†</sup>, Fabien Mottet<sup>†</sup>, Gilles Muller<sup>‡</sup>, Vivien Quéma<sup>§</sup>

> Thème : COM — Systèmes communiquants Équipes-Projets Regal et Sardes

Rapport de recherche n° 7169 — Janvier 2010 — 23 pages

Abstract: Many high-performance communicating systems are designed using the event-driven paradigm. As multicore platforms are now pervasive, it becomes crucial for such systems to take advantage of the available hardware parallelism. Event-coloring is a promising approach in this regard. First, it allows programmers to simply and progressively inject support for the safe, parallel execution of multiple event handlers through the use of annotations. Second, it relies on a workstealing algorithm to dynamically balance the execution of event handlers on the available cores.

This paper studies the impact of the workstealing algorithm on the overall system performance. We first show that the only existing workstealing algorithm designed for event-coloring runtimes is not always efficient: for instance, it causes a 33% performance degradation on a Web server. We then introduce several enhancements to improve the workstealing behavior. An evaluation using both microbenchmarks and real applications, a Web server and the Secure File Server (SFS), shows that our system consistently outperforms a state-of-theart runtime (Libasync-smp), with or without workstealing. In particular, our new workstealing improves performance by up to +25% compared to Libasyncsmp without workstealing and by up to +73% compared to the Libasync-smp workstealing algorithm, in the Web server case.

Key-words: multicore architectures, event-driven programming, workstealing, system services, performance

- \* University of Grenoble, France
- <sup>†</sup> INRIA Grenoble- Rhône-Alpes
- <sup>‡</sup> INRIA Paris Rocquencourt

Centre de recherche INRIA Grenoble – Rhône-Alpes 655, avenue de l'Europe, 38334 Montbonnot Saint Ismier Téléphone : +33 4 76 61 52 00 — Télécopie +33 4 76 61 52 52

<sup>§</sup> CNRS, France

### Mely: Vol de tâches efficace pour systèmes événementiels multicœurs

**Résumé :** De nombreux serveurs de données utilisent le modèle de programmation événementiel. À l'heure où les plateformes multicœurs deviennent omniprésentes, il devient crucial de pouvoir exploiter le parallélisme matériel avec ce modèle. La technique de coloration d'événements offre une approche prometteuse à cet égard. Tout d'abord, elle permet aux programmeurs d'intégrer des contraintes de parallélisme de façon incrémentale, par le biais d'annotations. Par ailleurs, elle s'appuie sur un algorithme de vol de tâches pour répartir dynamiquement la charge sur les différents cœurs.

Cet article étudie l'impact de l'algorithme de vol de tâches sur la performance globale du système. Nous montrons d'abord que le seul algorithme de vol de tâches existant pour les systèmes événementiels s'appuyant sur la coloration n'est pas toujours efficace. Il peut notamment dégrader les performances d'un serveur Web de 33%. Nous présentons ensuite plusieurs améliorations pour améliorer le comportement du vol de tâches. Une évaluation sur plusieurs charges synthétiques et deux applications réelles (un serveur Web et un serveur de fichiers sécurisé) montre que notre environnement d'exécution est plus efficace qu'un système de référence existant (Libasync-smp), avec ou sans vol de tâches. En particulier, dans le cas d'un serveur Web, le nouvel algorithme de vol de tâches permet des gains de performance de 25% par rapport à Libasync-smp sans vol de tâches et de 73% par rapport à Libasync-smp avec vol de tâches.

**Mots-clés :** architectures multi-cœurs, programmation événementielle, vol de tâches, serveurs de données, performance

### 1 Introduction

Event-driven programming is a popular approach for the development of robust applications such as networked systems [2, 4, 15, 17, 22, 27, 30, 38]. This programming and execution model is based on *continuation-passing* between short-lived and *cooperatively-scheduled* tasks. Its strength mainly lies in its expressiveness for fine-grain management of overlapping tasks, including asynchronous network and disk I/O. Moreover, some applications developed using the event-driven model exhibit lower memory consumption and better performance than their equivalents based on threaded models [16, 23].

However, a traditional event-driven runtime cannot take advantage of the current multicore platforms since it relies on a single thread executing the main processing loop. To overcome this restriction, a promising approach, event coloring, has been proposed and implemented within the Libasync-smp library [37]. Event coloring tries to preserve the serial event execution model and allows programmers to incrementally inject support for safe parallel execution through annotations (colors) specifying events that can be handled in parallel. The main benefits of the event coloring approach are that it preserves the expressiveness of pure event-driven programming, offers a relatively simple model with respect to concurrency, and is easily applicable to existing event-driven applications.

A side-effect of *event coloring* is that it sometimes causes unbalances in the processing load handled by the different cores of a machine. To improve performance, Libasync-smp designers have thus proposed a workstealing (WS) mechanism in charge of balancing event executions on the multiple cores. We actually show in this paper that enabling workstealing can hurt the throughput of real systems services by as much as 33%. Using microbenchmarks, we have identified two reasons for this performance decrease. First, the workstealing mechanism makes naïve decisions. Second, data structures used in the runtime are not optimized for workstealing.

The contributions of this paper are twofold. First, we introduce enhanced heuristics to guide workstealing decisions. These heuristics try to preserve cache locality and avoid unfavorable stealing attempts, with little involvement required from the application programmers. We then present Mely (*Multi-core Event LibrarY*), a novel event-driven runtime for multicore platforms. Mely is backward-compatible with Libasync-smp and, more importantly, its internal architecture has been designed with workstealing in mind. Consequently, Mely exhibits a very low workstealing overhead, which makes it more efficient for short-running events.

We evaluate Mely with a set of micro-benchmarks and two applications: a Web server and the Secure File Server (SFS) [25]. Our evaluations show that Mely consistently outperforms (or, at worse, equals) Libasync-smp. For instance, we show that the Web server running on top of Mely achieves a +25% higher throughput than when running on top of Libasync-smp without workstealing, and a +73% higher throughput than when running on top of Libasync-smp with workstealing enabled.

The paper is structured as follows. We start with an analysis of Libasyncsmp in Section 2. We then propose new heuristics to improve event workstealing in Section 3. The implementation of the Mely runtime is presented in Section 4. Section 5 is dedicated to the performance evaluation of Mely. Finally, we discuss related work in Section 6, before concluding the paper in Section 7.

### 2 The Libasync-smp runtime

This section describes the Libasync-smp runtime [37]. We start with a description of its design. Then, we detail the workstealing algorithm used to dynamically balance events on the available cores. Finally, we evaluate and analyze Libasync-smp performance on two real-sized system services.

#### 2.1 Design

Libasync-smp is a multiprocessor-compliant event-driven runtime. Its implementation relies, for each core, on an event queue and a thread. Events are data structures containing a pointer to a handler function, and a *continuation* (i.e. a set of parameters carrying state information). Event handlers are executed by the core thread associated with the event queue. Handlers are assumed to be non-blocking, which explains why only one thread per core is required. The architecture of the Libasync-smp runtime is illustrated in Figure 1.

Since several threads (one per core) are simultaneously manipulating events, it is necessary to properly handle the concurrent execution of different handlers. A handler updating a data item must execute in mutual exclusion with other handlers accessing the same data item. To ensure this property, Libasync-smp does not rely on the use of locking primitives in the code of the handlers. Rather, mutual exclusion issues are solved at the runtime level using programmer specifications. More precisely, programmers can restrain the potential parallel execution of handlers using annotations (named *colors* and represented as a short integer). Two events with different colors can be handled concurrently, whereas handlers processing events of the same color must be executed serially. This is achieved by dispatching those events on the same core. Note that, by default, events without annotations are all mapped to a default unique color in order to guarantee safe execution. The Libasync-smp implementation assigns new events to cores using a simple hashing function on colors. Load balancing is adjusted with a workstealing algorithm described in Section 2.2.

Interestingly, the coloring algorithm allows implementing various forms of parallelism. For instance, it is possible to let multiple instances of the same handler run concurrently on disjoint data sets (e.g., to ensure that different client connections are concurrently processed in a Web server). It is also possible to enforce that all instances of the same handler be executed in mutual exclusion (e.g., when a handler manages global state).

In addition to colors, programmers can assign priorities to events. These priorities are only loosely enforced by the runtime, for two reasons. First, scheduling decisions are made independently on each core. Second, each local scheduler tries to perform event batching, i.e. to successively execute several events with the same color. The motivation for batch processing events with the same color is that it improves cache efficiency: such events are likely to manipulate the same data.

Finally, event queues can be concurrently updated by different cores. Therefore, their access must be synchronized. This is implemented using spinlocks ; indeed, there is no interest in yielding cores (only one thread per core), if energy is not a concern.



Figure 1: Libasync-smp architecture. Each core hosts an event queue and a thread that executes the associated handler for each event in the queue. Concurrency is handled at the runtime level using coloring: two events with the same color cannot be processed concurrently. An idle core can attempt to steal events from another queue.

#### 2.2 Workstealing algorithm

As mentioned in the previous section, colored events are dispatched on the cores using a *hashing* function. This simple load balancing strategy ignores the fact that some colors might require more time to be processed than others (e.g., when there are a lot of events with the same color or when different events have different processing costs). The Libasync-smp library thus provides a dynamic load balancing algorithm based on the workstealing principle. When a core has no more events to process, it attempts to fetch events from other core queues.

The workstealing algorithm is presented as pseudo-code in Figure 2. First, the stealing core builds a core\_set containing an ordered set of cores. This is achieved calling the construct\_core\_set function (functions used in the pseudo-code are detailed in the next paragraph). For each core in the set, the stealing core checks whether events can be stolen using the can\_be\_stolen function. If events can be stolen from this core, the stealing core chooses one color to be stolen using the choose\_color\_to\_steal function. The stealing core then builds a set containing all the events with the chosen color using the construct\_event\_set function. If this set is not empty, the stealing core migrates the set of events in its own queue using the migrate function.

We now describe the implementation of the above mentioned functions. construct\_core\_set builds a set that contains as first element the core that currently has the highest number of events in its queue. The set then contains the successive cores (based on core numbers): for instance, on a 8-core computer, if core 6 currently contains the highest number of events, then core\_set is equal to  $\{6, 7, 0, 1, 2, 3, 4, 5\}$ . The call to can\_be\_stolen returns true if the core given as parameter has at least events with two different colors in its queue. Indeed, two colors are required because, in order to enforce the mutual exclusion properties of the runtime, the color of the event currently being processed on a core cannot be stolen by another core. A steal can thus only be performed if there are events with another color. choose\_color\_to\_steal scans the event queue of the core given in parameter and selects the first color (i) that is not associated with the event currently being processed, and (ii) that is associated with less than half of the events in the queue. Note that such a color might not exist. The construct\_event\_set function builds a set comprising all events stored in the queue of the stolen core that are associated with the color given as parameter. Moreover, it also removes events from the victim queue. Note that this function might require scanning the entire event queue. This is the case when the last event stored in the queue has the color given as parameter<sup>1</sup>. Finally, the migrate function appends a set of events to the queue of the stealing core.

```
core set = construct core set():
                                                     (1)
foreach(core c in core_set) {
   LOCK(c);
   if(can_be_stolen(c)) {
                                                     (2)
      color = choose colors to steal(c):
                                                     (3)
      event_set = construct_event_set(c, color);
                                                     (4)
   UNLOCK(c);
   if(!is_empty(event_set)) {
      LOCK(myself);
                                                     (5)
      migrate(event_set);
      UNLOCK(myself);
      exit;
   }
}
```

Figure 2: Pseudo code of Libasync-smp workstealing algorithm. Lines marked with a (x) represent the main steps of the algorithm and are good optimization candidates

#### 2.3 Performance evaluation

Zeldovich et al. have evaluated the performance of the Libasync-smp library in [37] on two system services: the SFS file server [25] and a Web server, which is not publicly available. While this study shows that the bare Libasync-smp achieves speedups on multicore platforms, workstealing has not been fully evaluated<sup>2</sup>.

Therefore, we have developed a realistic Web server based on the design described in [37], and we have run both SFS and our Web server with work-stealing enabled and disabled. Details on the Web server and the benchmark configuration (hardware and software settings) can be found in Section 5. For all experiments, standard deviations are very low (less than 1%).

Figure 3 shows the throughput achieved by SFS when 16 clients are issuing read requests on a 200MB file. We clearly see that the workstealing algorithm significantly improves the server throughput (+35%). The reason is that it mostly executes expensive, coarse-grain cryptographic operations.

In contrast, Figure 4 shows the throughput of the Web server with a varying number of clients requesting 1KB files. We observe that the performance is negatively impacted by the workstealing algorithm (up to -33%). The reason is

 $<sup>^1\</sup>mathrm{However},$  this is not always necessary since the runtime maintains a counter of pending events for each color.

 $<sup>^2{\</sup>rm More}$  precisely, the initial publication on Libasync-smp has only studied the impact of workstealing on a microbenchmark.



Figure 3: Performance of the SFS file server with and without workstealing algorithm. The workstealing algorithm significantly improves the performance of SFS (up to +35%).

that the Web server relies on shorter event handlers than the ones used in SFS. Consequently, workstealing costs are proportionally higher.

To better understand the previous results, we measured the average time spent to steal a set of events (for both SFS and the Web server) and the average time spent to execute this set of stolen events. Results are summarized in Table 1. We observe that the time spent to perform a steal (impacting one or several events) in SFS is on average 4.8 Kcycles and allows stealing sets of events whose average processing time is 1200 Kcycles. In contrast, a steal in the Web server requires a drastically longer average time (197 Kcycles) and allows stealing sets of events whose average processing time is much shorter (20 Kcycles).

We attribute the poor performance achieved by the Web server when workstealing is enabled to two main causes. First, the Libasync-smp workstealing algorithm is naïve: a stealing core never checks the relevance of a steal before performing it. More precisely, the construct\_core\_set, can\_be\_stolen and choose\_color\_to\_steal functions do not take into account the cost of the steal, nor the processing time of the stolen events.

System	Stealing time (cycles)	Stolen time (cycles)
SFS	4.8K	1200K
Web server	197K	20K

Table 1: Time spent stealing a set of events vs. time spent executing the stolen set of events. If a core spends more time stealing the events that executing them, time is wasted.

Moreover, the construct\_core\_set function does not take into consideration cache proximity between cores. We monitored the number of L2 cache misses on the Web server and we observed a large increase of up to +146%when enabling workstealing. This result suggests that an efficient workstealing algorithm should try to favor dispatching events on cores sharing a L2 cache.



Figure 4: Performance of the SWS Web server with and without workstealing algorithm. The workstealing algorithm significantly degrades the performance of SWS (up to -33%).

Second, the implementation of Libasync-smp has not been designed with workstealing in mind. As described in 2.2, the construct\_event\_set function might need to scan the entire event queue of the stolen core to build the set of events to be stolen. On our test platform (see Section 5 for details), the time required to scan a single event in the list (i.e. to follow a link in the list and to check the color of the next event) is about 190 cycles. This explains why the stealing cost can become very significant when the number of events stored in queues is high. For instance, in the case of the Web server, the most highly loaded cores had on average more than 1000 pending events. These results show that it is crucial to reduce the stealing costs.

### 3 Improved workstealing algorithm

In this section, we present three complementary heuristics aimed at improving the efficiency of the workstealing algorithm, by making good decisions in the construct\_core\_set, can\_be\_stolen and choose\_color\_to\_steal functions introduced in Section 2.2. These heuristics have two main goals. First, they aim at improving cache usage by leveraging cache locality between cores on a same die (*locality-aware stealing*), and taking into consideration the size of the data sets accessed by events (*penalty-aware stealing*). Second, they aim at ensuring that it takes less time to steal a set of events than to execute it (*time-left stealing*).

#### 3.1 Locality-aware stealing

The heuristic presented in this section aims at improving the quality of the victim choice implemented in the construct\_core\_set function. This heuristic is based on the observation that the hierarchy of caches has a huge impact on

Memory hierarchy level	Access time (cycles)
L1 cache	4
L2 cache	15
Main memory	110

Table 2: Memory access times on an Intel Xeon E5410 machine The results show that it is up to 7.3 times slower to access the event queue of a distant core than to access the queue of a core sharing a L2 cache.

the performance of multicore processors. Some of these caches are dedicated to one core, some others are shared by a subset of the cores. For instance, in 4-core Intel Xeon processors, cores are divided in 2 groups of 2 cores. Each core has a private L1 cache and shares a L2 cache with the other core in its group. The AMD 16-core architecture features 4 groups of 4 cores. Each core has private L1 and L2 caches, and each core shares a L3 cache with the 3 other cores in its group. In addition, memory accesses between groups are not uniform [36].

It is thus becoming crucial to design algorithms that take the memory hierarchy into account. Stealing costs highly depend on the *distance* between the stealing and the victim cores. Table 2 shows the latency of the various levels in the memory hierarchy of the machine described in 5.1. We notice that accessing the event queue of a distant core can be up to 7.3 times slower than for a neighbor core (ie. a core sharing a L2 cache). A similar observation can be made on the time required to access the data set associated with an event (i.e. the data items encapsulated in or referenced by a continuation) stored on a distant queue.

The locality-aware stealing heuristic aims at improving cache usage by minimizing the costs of cache misses. To this end, the **construct\_core\_set** function returns a set of cores ordered by their distance from the stealing core<sup>3</sup>.

#### 3.2 Time-left stealing

As we highlighted in Section 2, migrating an event from one core to another is costly. This is notably due to the fact that stealing requires locking the victim core queue. The time-left heuristic aims at making more relevant decisions on whether cores should be chosen as victims or not. For this purpose, the processing time of events is taken into account.

More precisely, the time-left heuristic consists in dynamically classifying colors into two sets: a set of colors that are worth stealing and a set of colors that should not be stolen. We define a *worthy color* as a color such that the processing time of the set of events associated to that color is superior to the time it would take to steal the set. The function **can\_be\_stolen** is modified to return true only if such a color exists for a given core. This heuristic requires knowing the average time it takes to steal one single event. This can be known by profiling the runtime. The time-left heuristic also requires knowing the average processing time of the various handlers. This can be achieved by first profiling the application and then annotating the code of handlers.

 $<sup>^{3}</sup>$ This knowledge can be obtained from the operating system and/or measurements performed at the start of the runtime.

#### 3.3 Penalty-aware stealing

This heuristic aims at improving the choice of the color to be stolen. The timeleft heuristic described in the previous section relies on the temporal properties of event handlers to classify colors as *worthy* or not. The penalty-aware heuristic aims at choosing the best color from a set of *worthy* colors based on the memory usage of events associated with each color.

The underlying idea can be explained as follows. Events whose handlers access a small data set are good candidates for being stolen since their execution will not introduce substantial cache misses and cache pollution on the stealing core. In contrast, the case of event handlers accessing large data sets requires a more detailed inspection. If the data set is short lived (e.g. when a handler allocates a buffer and frees it before its completion), then stealing the corresponding events can improve parallelism and does not increase the overall number of cache misses. However, event associated with large data sets that are long-lived (e.g. passed, by value or reference, from a handler to another one) are not good candidates for being stolen. Indeed, migrating such events on distant cores might cause high cache miss rates.

The penalty-aware heuristic allows the application developer to set stealing penalties on event handlers. Events processed by handlers with a high stealing penalty will less likely be stolen than events with a low stealing penalty. This penalty mechanism allows artificially reducing the "attractiveness" of events accessing large, long-lived data sets. In the current state of our work, these annotations are set by the developer based on feedback from application profiling. An underlying assumption is that a given event handler has a relatively stable execution time. This hypothesis is reasonable in our context for two complementary reasons: (i) the small granularity of the considered tasks, and (ii) the effects of the locality and penalty aware strategies, which limit fluctuations caused by cache misses.

### 4 The Mely runtime

In this section, we present Mely, an event-based multicore runtime that relies on the event-coloring paradigm. Mely has been designed so as to minimize event stealing costs and implements the three heuristics presented in the previous section. While Mely is backward compatible with Libasync-smp, it differs from it in the workstealing algorithm and in the implementation strategies for storing and managing events. We start with a description of the design of the Mely runtime. Then we discuss the implementation of the workstealing algorithm. Finally, we provide some additional implementation details.

#### 4.1 Design

Similarly to Libasync-smp, each core runs a single thread in charge of executing event handlers. However, Mely rethinks the way events are manipulated by cores. In order to drastically reduce the processing time of various workstealing functions like construct\_event\_set, Mely groups events with the same color in distinct queues. Thus, contrarily to Libasync-smp, on each core, Mely uses one queue per color, called color-queue.

Each core maintain a list of color-queues which are chained together using a doubly-linked list. The resulting list of color-queues is called a core-queue. In a given core-queue, the color-queues are sorted by priority. We define the priority of a color-queue as the priority of its event having the highest priority. Figure 5 depicts the architecture of the Mely runtime that is running on each core (the notion of stealing-queue is described in Section 4.2).



Figure 5: Mely runtime architecture with the stealing-queue. The Mely runtime executes one thread per core and groups all events associated with the same colors in the same color-queue.

Using this organization, a core chooses the next event to be processed by simply taking the first event stored in the first color-queue. To prevent starvation, a core is not allowed to indefinitely process events with the same color. There is thus a threshold that defines the maximum number of events with the same color that can be batched processed<sup>4</sup>. In all experiments presented in this paper, the threshold is set to 10. When a color-queue is empty, it is removed from the core-queue.

When registering a new event, the producing core must first retrieve the adequate color-queue where the event must be inserted. To that end, like Libasync-smp, Mely uses a small (64KB), statically allocated array that keeps track of mappings between colors and core-queues. Moreover, if not already present, the producing core also inserts the color-queue into the core-queue of the core it belongs to. In all cases, it updates the priority of the color-queue and makes sure it is at the correct position in the core-queue.

Accesses to color-queues and core-queues must be done in mutual exclusion. To that end, as in Libasync-smp, each core owns a spinlock that is used by the different cores when accessing their color-queues and core-queues. Note that we cannot use a spinlock per color. Indeed, that would not guarantee mutual exclusion when accessing the core-queues. Moreover, it is important to outline that a runtime relying on *event-coloring* for managing multiprocessor concurrency cannot store events using DEqueue structures [13] (as often advised in other workstealing-enabled runtimes). The reason is that these structures make the assumption that only one thread registers events in a given queue.

 $<sup>^4 \</sup>rm When$  the threshold is reached, the runtime carries on with the next color-queue in the core-queue.

In the *event-coloring* approach, several cores can simultaneously try to register events in the queue of any given core.

#### 4.2 Workstealing implementation

Mely's workstealing implementation is based on Libasync-smp (see Figure 2) which has been extended to add the locality-aware, time-left, and penalty-aware heuristics. In the remainder of this section, we detail the implementation of these heuristics.

Locality-aware stealing. The implementation of this heuristic is straightforward ; the construct\_core\_set function build the core set with respect to the cache hierarchy. We use the reification of the cache hierarchy provided by the Linux kernel and made accessible in the /sys file system. More precisely, Mely builds a cache map at startup time, that allows each core to discover its neighbors.

Time-left stealing. The implementation of this strategy relies on the use of one stealing-queue per core (see Figure 5). These lists store the set of color-queues representing *worthy* colors. Within a stealing-queue, color-queues are ordered according to the cumulative processing time of all events they store. Note that, in order to reduce insertions costs, the stealing-queue is only partially ordered: the queue is split in three timeleft intervals. Within an interval, color-queues are not ordered. This allows balancing insertion and lookup costs in a stealing-queue.

When a new event is inserted in a color-queue, the cumulative processing time of the queue is incremented accordingly. Symmetrically, when an event is removed from a color-queue, its cumulative processing time is decremented accordingly. When a color becomes *worthy*, the corresponding color-queue is inserted in the stealing-queue. The opposite operation is executed when a color is no longer *worthy*.

As explained in Section 3, in the current state of our work, the average processing time of each event handler is provided by the programmer after a profiling phase. The time required to steal a event is obtained from the runtime built-in monitoring facilities.

**Penalty-aware stealing.** The implementation of the penalty-aware heuristic required defining an annotation allowing the user to set the *workstealing penalty* of each event handler. This penalty is used when computing the cumulative processing time of each color-queue. When an event is inserted in a color-queue, rather than increasing the cumulative processing time by the processing time of the event, it is increased by the following value:  $\frac{event\_time}{ws\_penalty}$ . Consequently, an event with a high workstealing penalty will be perceived as requiring less processing time than it actually does.

#### 4.3 Additional implementation details

Mely is currently based on Gcc 4.3 and Glibc 2.7. Threads are pinned on cores using the pthread\_setaffinity\_np function. We have carefully opti-

mized placement using padding (ie. dedicating one or more cache lines) of private data structures in order to prevent false sharing. TCMalloc [18] is also used for efficient and scalable memory allocation, reducing contention and increasing spatial locality with per-core memory pools. Lastly, in order to improve its scalability and robustness, Mely's main event loop for managing network and file I/O replaces the select()-based implementation of Libasync-smp with the epoll Linux system call<sup>5</sup>, while preserving a compatible API with legacy applications developped for Libasync-smp.

Note that, in order to provide a fair comparison in the evaluation performed in Section 5, we also backported these optimizations inside the legacy Libasyncsmp runtime.

#### 5 Evaluation

In this section, we evaluate the Mely runtime. We first describe our experimental testbed. Then, we present microbenchmarks to analyze the individual effects of the heuristics presented in Section 3. Finally, we study the performance of Mely using two real-sized system services: a Web server and the SFS file system.

#### 5.1 Experimental settings

The experiments are performed on a 8-core machine with two quad-core Intel Xeon E5410 *Harpertown* processors. Each processor is composed of 4 cores running at 2.33GHz and grouped in pairs. A pair of cores from a same processor share a 6 MB L2 cache. Consequently, each processor contains 12 MB of L2 caches. Memory access times are uniform for all cores. The machine is also equipped with 8 GB of memory and eight 1Gb/s Ethernet network interfaces.

For the server experiments, we use between 8 and 16 dual core Intel T2300 machines acting as load injection clients. All machines are interconnected using a Gigabit Ethernet non-blocking switch.

All machines run a Linux 2.6.24 kernel, with hardware counter monitoring support. Runtime and applications are compiled using GCC 4.3.2 with the -O2 optimization flag and run under Glibc 2.7. For all benchmarks, we observe standard deviations below 1%.

#### 5.2 Microbenchmarks

We use a set of microbenchmarks to study the performance of Mely. We first evaluate the impact of the runtime design on the behavior of the base workstealing (i.e. the workstealing algorithm defined in Libasync-smp). Then, we study the impact of the three workstealing heuristics.

**Base workstealing.** In order to evaluate the benefits provided by the careful data placement and the new queue structure, we compare Mely's performance to that achieved by Libasync-smp when enabling and disabling the base workstealing. We use a microbenchmark, called *unbalanced* that works as follows. It implements a fork/join pattern: at each round, 50000 events are registered on

 $<sup>{}^{5}</sup>$ The performance gain brought by the *epoll* system call has been previously observed in the context of highly loaded servers [21].

the first core. 98% of these events are very short (100 cycles), whereas the other events are much longer (between 10000 cycles and 50000 cycles). All the events are independent (i.e. they are registered with different colors and can thus be processed concurrently). When all events have been processed, a new round begins. We repeat this operation during 5 seconds and measure the number of events processed per second.

Configuration	$\mathbf{KEvents/s}$	Locking time	WS cost (cycles)
Libasync-smp	1310	0.93%	-
Libasync-smp - WS	122	39.73%	28329
Mely	1265	0.89%	-
Mely - base WS	1195	1.42%	2261

Table 3: Impact of the base workstealing.

Results are presented in Table 3. The *unbalanced* microbenchmark highlights the very negative impact of the Libasync-smp workstealing implementation when the input load is not balanced. In particular, we notice that a core, on average, locks its victim for 28 Kcycles, and only steals a set of events requiring 484 cycles to be processed. Moreover, we observe that almost 40% of the time is spent in runtime locks. As a consequence, the base workstealing algorithm strongly hurts the performance of Libasync-smp (-90%). This microbenchmark also shows that Mely drastically mitigates the performance hit of the base workstealing algorithm. More precisely, it allows reducing the stealing time by a factor of 12.5. However, we can notice that the base workstealing has also a negative impact on Mely (-5.5%). This highlights the need for smarter stealing heuristics.

**Time-left stealing.** We evaluate the time-left heuristic using the previously described *unbalanced* microbenchmark. We measure the number of events processed per second when using different workstealing algorithms. Results are presented in Table 4. The time-aware workstealing allows an improvement of 70% over the base workstealing algorithm when executing in Mely. This can be explained by the fact that the time-left heuristic refrains from stealing color sets with a low or negative yield.

Configuration	$\mathbf{KEvents/s}$	Stolen time (cycles)
Libasync-smp	1310	-
Libasync-smp - WS	122	484
Mely - base WS	1195	445
Mely - time-aware WS	2042	49987

Table 4: I	mpact of	of the	time-left	heuristic.
------------	----------	--------	-----------	------------

**Penalty-aware Stealing.** We evaluate the penalty-aware heuristic using a microbenchmark called *penalty*. This microbenchmark works as follows: a single core starts with many events of type A (i.e. events which trigger handler A) associated to different colors, while the other cores start with an empty event queue. When an event of type A is processed, an event of type B with the same color is created. Moreover, the event of type A creates an array fitting in

the core cache. Each event of type B accesses an offset of its parent array and registers a new event of type B with the same color. This operation is repeated until the array has been completely accessed. This way, each core executes a set of events with the same color that access the same array. In this benchmark, idle cores have more opportunities to steal events of type B but should preferably steal events of type A in order to preserve cache locality.

We measure the total number of tasks treated by second. Results are presented in Table 5. The penalty of events of type B was set to 1000. We first observe that Libasync-smp achieves very low performance when workstealing is enabled. In constrast, we can see that the penalty-aware workstealing allows improving performance by 53% with respect to the Mely runtime executing the base workstealing. These results can be explained by the following fact: the load is initially unbalanced (all events of type A are registered on the same core) and the penalty-aware workstealing allows balancing the load, while keeping a low number of L2 cache misses. Indeed, the number of L2 cache misses per processed event is 95% lower than when executing the base workstealing algorithm in Mely.

Configuration	$\mathbf{KEvents/s}$	L2 misses / Event
Libasync-smp	1103	29
Libasync-smp - WS	190	$167 \mathrm{K}$
Mely - base WS	1386	42K
Mely - penalty-aware WS	2122	2K

Table 5: Impact of the penalty-aware Stealing.

**Locality-aware stealing.** We evaluate the locality-aware heuristic using a microbenchmark called *cache efficient*. This microbenchmark uses a fork/join pattern. At each round, half of the cores start with a hundred events of type A. The handlers for these events allocate an array fitting in their cache and register two events of type B associated to different colors. These events will sort the first and the last part of the array (this mimics the beginning of a merge sort). Once the handler of an event of type B has finished sorting its array, it registers a synchronization event of type C. When the two events of type C registered on each array have been processed, the final part of the merge sort occurs.

Results presented in Table 6 show that the locality-aware heuristic allows increasing the performance by 31%. This is explained by the fact that this heuristic allows balancing the load on cores on which no event of type A are initially registered, while ensuring that handlers accessing the same array are executed on neighbor cores. This results in a decrease of L2 cache misses per event of about 83% with respect to the version running the base workstealing.

Configuration	$\mathbf{KEvents/s}$	L2 misses / Event
Libasync-smp	1156	0
Libasync-smp - WS	1497	13
Mely - base WS	1426	12
Mely - locality-aware WS	1869	2

Table 6:	Impact	of the	locality-aware	Stealing.
----------	--------	--------	----------------	-----------

#### 5.3 System services

16

In this section, we evaluate our propositions on two real-sized system services. The first one is a Web server, SWS, which mostly runs short duration handlers for processing requests. The second use case is SFS [25]. Unlike the Web server, SFS mainly executes coarse grain handlers (i.e. cryptographic operations). In both cases, we compare the Mely runtime (with workstealing enabled) and Libasync-smp with and without workstealing.

#### 5.3.1 SWS Web server

SWS handles static content, supports a subset of HTTP/1.1 (GET method), builds responses during start-up (an optimization already used in Flash [27]), and handles errors cases. The architecture of SWS is similar to the one described by Zeldovich et al. in their initial work on Libasync-smp [37]. However, we optimized cache-management since our workloads always fit in main memory.

SWS is structured in 10 event handlers. The *Epoll* handler is responsible of monitoring active file descriptors. When a file descriptor has pending operations, it registers an event for either the *Accept* or the *ReadRequest* handlers. *Epoll* is always associated with color 0 (thus initially executing on the first core). The *Accept* handler is in charge of accepting new connections. Like in other Web servers, it is possible to specify the maximum number of simultaneous clients. Events associated with this handler are colored with color 1 (thus initially set on the second core). The *ReadRequest* handler is in charge of reading requests. The *ParseRequest* handler is used to analyze the client request. The *CheckIn-Cache* handler gets the response from a map indexed by filename and containing pre-built responses. The *WriteResponse* handler sends responses to the client and the *Close* handler shuts down connections. The *DecClientAccepted* handler decrements the current number of accepted clients after closing a connection. This handler is colored like *Accept* in order to manage concurrency. Finally, the *BadRequest* and 404 handlers are dedicated to error management.

*ReadRequest, ParseRequest, WriteResponse* and *Close* events are colored in such a way that requests issued by distinct clients can be concurrently served. For this purpose, we use the file descriptor number of the socket as the color.

For load injection, we developed an event-based closed-loop load injector [29] similar to the one described in [6]. It uses a master/slave scheme, i.e. a master node synchronizes a set of load injection nodes (each simulating multiple HTTP clients) and collects their results.

We evaluate the Mely runtime on SWS when serving small static files of 1KB size. We use 8 physical clients which emulate between 25 and 250 virtual clients. Each virtual client repeatedly connects to the Web server and requests 150 files. One run lasts 30s and is repeated 3 times.

Figure 6 presents the throughput observed with three runtime configurations: Libasync-smp with workstealing disabled, Libasync-smp with workstealing enabled and Mely with workstealing enabled (with all heuristics activated). In order to assess the performance of SWS, we also include results for two other efficient and well-established Web servers: the *worker* (multithread) version of Apache [3] and a multiprocess configuration of the event-based  $\mu$ server [2]. We observe that SWS running on Mely outperforms all the other configurations.



Figure 6: **Performance on the Web server benchmark.** SWS on Mely outperforms both well-established servers and SWS on Libasync-smp with work-stealing (+73%) and without workstealing (+25%)

In Libasync-smp, enabling the workstealing algorithm decreases performance under this workload by up to 33%. As explained in Section 2, this degradation is due to two main factors: (i) very high stealing costs (197 Kcycles) that are superior to the stolen processing time (20 Kcycles), (ii) a drastic increase in L2 cache misses (+146%) over Libasync-smp without workstealing.

Mely outperforms Libasync-smp with workstealing by up to 73%. It steals 14% more processing time (23 Kcycles) and is 32 times faster to steal (6K cycles), thus achieving workstealing efficiency. Moreover, profiling indicates that the locality- and penalty-aware optimizations decrease the number of L2 cache misses by 24%. Mely also improves performance by nearly 25% compared to the Libasync-smp runtime without workstealing. Profiling reveals that the workstealing mechanism relieves the core in charge of the *Epoll* handler from request processing and thus helps improving responsiveness to the incoming network activity.

#### 5.3.2 Secured File Server (SFS)

SFS is an NFS-like secured file system. SFS clients communicate with the server using persistent TCP connections. Moreover, as all communications are encrypted and authenticated, SFS is CPU-intensive. Actually, our experiments showed that the SFS server spends more than 60% of its time performing cryptographic operations, confirming results reported by others [37].

We used the coloring scheme described in [37] where only the CPU-intensive handlers are parallelized. We performed load injection using 16 client nodes connected to the server through a Gigabit Ethernet switch. Since SFS only supports a single network interface, we use interface bonding [31] in order to exploit all the available Ethernet ports on the server. Each machine runs a single client that sends requests using the SFS protocol. We use the multio benchmark [1] configured as follows: each client reads a 200MB file. Note that similarly to the benchmark described by Zeldovich et al. [37], the content of the requested file remains in the server's disk buffer cache. Moreover, each client flushes its cache before sending a file request in order to ensure that the request will be sent to the SFS server. Each client computes the throughput at which it reads the file. A master is in charge of collecting the values computed by all the clients.



Figure 7: **Performance of the SFS file server.** Like the Libasync-smp workstealing, Mely's algorithm improves throughput by +35%.

The average throughput is depicted in Figure 7. We plot three different configurations: Libasync-smp without workstealing, Libasync-smp with workstealing enabled, and Mely with our improved workstealing algorithm (with all heuristics enabled). As mentioned in section 2, we notice that the legacy Libasync-smp workstealing significantly improves the performance of the SFS server (around 35%). Finally, we observe that Mely's improved workstealing performs similarly to the Libasync-smp workstealing. As expected (see Section 2), Mely's workstealing algorithm does not degrade the performance on applications for which the Libasync-smp workstealing is efficient.

### 6 Related work

Similarly to the initial publication about Libasync-smp [37], this paper is not aimed at reviving the debate on the relative merits of the thread-based and event-driven models [5, 16, 26, 27, 33, 34], nor on proposing new ways to deal with concurrency and state management issues [5, 11, 23, 32], but focuses instead on improving the performance of existing event-driven software on multicore platforms.

In addition to event-coloring, two other techniques have been used for running event-driven code on parallel hardware. The first one, named *N*-copy, consists in running several independent instances of the same application. While straightforward, such a configuration may reduce efficiency and does not work if the different instances must share mutable state [37]. The second option is based on a hybrid, *stage-based architecture*, combining threads and events: an application is structured as a set of stages interacting via events. Inside a stage, events are executed by a pool of threads [24, 35]. This solution does not suffer from the issues of the N-copy approach but exposes the complexity of preemptive thread-based concurrency to the programmer.

The multiprocessor performance of runtime systems based on structured event queues has been studied in the past, yet with different assumptions regarding the exposed programming model (SEDA [35]) or the application domain and the granularity of tasks (SMP Click [14]). In SEDA, task dispatching decisions are offloaded to the OS thread scheduler and, as far as we know, this aspect has not been studied in details. Due to specific design constraints mentioned by its authors, SMP Click cannot rely on workstealing for adaptive load balancing and uses another custom technique. The applicability of the latter approach to Libasync-smp is limited by the fact that they do not implement the same form of parallelism (handlers are never reentrant).

Jannotti et al. [20] have improved and partially automated the specification of mutual exclusion constraints with the event-coloration technique, in order to allow more parallelism. This work is complementary to ours since it is an enhancement of the programming model, for which we present an efficient execution runtime. However, to the best of our knowledge, their proposal has not been fully implemented nor evaluated.

Previous research on uniprocessor event-driven Web servers has demonstrated the benefits of careful event scheduling policies. First, Brecht et al. [10] have shown that tuning the batch scheduling factor of connection-accepting handlers could yield important throughput improvements. Second, Bhatia et al. [7] have highlighted the improved cache behavior provided by interactions between the event scheduler and the memory allocator. We are currently considering how such local scheduling optimizations can be fruitfully combined with the mechanisms introduced in this paper.

Our context (event-coloring runtimes) brings constraints that are usually not taken into account by the previous studies on workstealing for multithreaded computations [9, 12] in runtimes like Cilk [8]. These constraints apply to both the runtime data structures and the stolen tasks selection. In particular, we cannot benefit from the use of efficient DEqueues employed in many workstealingenabled systems [13, 19]. Besides, due to the very small granularity of most tasks in our context, the workstealing costs have a much stronger impact.

McRT [28], the Intel manycore runtime, can also use workstealing for load balancing cooperatively scheduled tasks. However, to the best of our knowledge, it differs from our contribution in several ways. First, it relies on other concurrency control mechanisms such a software transactional memories, which frees the scheduler from the kind of constraint induced by event-coloring. Second, it targets future, very large scale architectures (up to 128 cores, each with multiple hardware threads) using a simulator and thus adopts different tradeoffs (for instance, stealing attempts are restricted to neighbor cores). In contrast, we run our experiments on currently available medium scale hardware. Finally, its evaluation was focused on desktop rather than server applications.

### 7 Conclusion

Event-driven programming is a popular paradigm that has proven well-adapted to the design of networked applications. The event-coloring approach integrated in Libasync-smp allows such systems to leverage the pervasive hardware parallelism provided by multicore architectures. We study the workstealing mechanism used by Libasync-smp for balancing event processing on the available cores and show that it can degrade the performance of certain applications such as Web servers.

In order to overcome these performance issues, we introduce a novel runtime, Mely, which is backward-compatible with Libasync-smp. Mely features an internal architecture aimed at minimizing the cost of workstealing and relies on heuristics to improve the efficiency of stealing decisions. These optimizations can be mostly transparent for application programmers and yield significant performance improvements (up to +73% compared to Libasync-smp with workstealing and +25% compared to Libasync-smp without workstealing). In the worst case, Mely's workstealing has no impact and does not degrade performance. While our experimental work has focused on the context of Libasync-smp, we believe that our contributions are actually more general and could be easily applicable to other event-driven runtimes, should they be made multiprocessor-compliant.

As future work, we plan to study techniques to dynamically set time-left annotations and workstealing penalties based on automated monitoring of the running time and memory usage of each handler.

### References

- [1] The multio benchmark, 2004. http://www.cisl.ucar.edu/css/software/multio/.
- [2] The  $\mu$ server project, 2007. http://userver.uwaterloo.ca.
- [3] The Apache HTTP server project, 2007. http://httpd.apache.org.
- [4] Acme Labs. thttpd: Tiny/turbo/throttling http server. http://www.acme.com/ software/thttpd/.
- [5] A. Adya, J. Howell, M. Theimer, W. J. Bolosky, and J. R. Douceur. Cooperative Task Management Without Manual Stack Management. In *Proceedings of the* the 2002 USENIX Annual Technical Conference, Monterey, CA, USA, June 2002. USENIX Association.
- [6] G. Banga and P. Druschel. Measuring the Capacity of a Web Server. In Proceedings of USITS'97, Monterey, CA, USA, 1997. USENIX Association.
- [7] S. Bhatia, C. Consel, and J. L. Lawall. Memory-Manager/Scheduler Co-Design: Optimizing Event-Driven Servers to Improve Cache Behavior. In *Proceedings of ISMM'06*, Ottawa, Ontario, Canada, June 2006. ACM Press.
- [8] R. D. Blumofe, C. F. Joerg, B. C. Kuszmaul, C. E. Leiserson, K. H. Randall, and Y. Zhou. Cilk: An Efficient Multithreaded Runtime System. J. Parallel Distrib. Comput., 37(1):55–69, 1996.
- [9] R. D. Blumofe and C. E. Leiserson. Scheduling multithreaded computations by work stealing. J. ACM, 46(5):720–748, 1999.
- [10] T. Brecht, D. Pariag, and L. Gammo. Acceptable Strategies for Improving Web Server Performance. In *Proceedings of the 2004 USENIX Annual Technical Conference*, Boston, MA, USA, july 2004. USENIX Association.
- [11] B. Burns, K. Grimaldi, A. Kostadinov, E. D. Berger, and M. D. Corner. Flux: A Language for Programming High-Performance Servers. In USENIX Annual Technical Conference, Boston, MA, USA, May 2006. USENIX Association.

- [12] F. W. Burton and M. R. Sleep. Executing functional programs on a virtual tree of processors. In *Proceedings of the conference on Functional Programming languages and Computer Architecture (FPCA)*, pages 187–194, New York, NY, USA, 1981. ACM.
- [13] D. Chase and Y. Lev. Dynamic circular work-stealing deque. In Proceedings of the 17th Annual ACM Symposium on Parallelism in Algorithms and Architectures (SPAA '05), Las Vegas, Nevada, USA, 2005. ACM.
- [14] B. Chen and R. Morris. Flexible Control of Parallelism in a Multiprocessor PC Router. In *Proceedings of the 2001 USENIX Annual Technical Conference*, Boston, MA, USA, June 2001. USENIX Association.
- [15] F. Dabek, M. F. Kaashoek, D. Karger, R. Morris, and I. Stoica. Wide-area cooperative storage with cfs. In *Proceedings of the eighteenth ACM symposium* on Operating systems principles, Banff, Alberta, Canada, 2001. ACM Press.
- [16] F. Dabek, N. Zeldovich, F. Kaashoek, D. Mazières, and R. Morris. Event-Driven Programming for Robust Software. In *Proceedings of the 10th ACM SIGOPS European Workshop*, Saint-Emilion, France, September 2002. ACM Press.
- [17] M. J. Freedman, E. Freudenthal, and D. Mazières. Democratizing Content Publication with Coral. In Proceedings of the 1st Conference on Symposium on Networked Systems Design and Implementation (NSDI'04), San Francisco, CA, USA, 2004. USENIX Association.
- [18] S. Ghemawat and P. Menage. Tcmalloc : Thread-caching malloc, 2008. http://goog-perftools.sourceforge.net/doc/tcmalloc.html.
- [19] M. Herlihy and N. Shavit. Chapter 16: Futures, Scheduling and Work Distribution. In *The Art of Multiprocessor Programming*, pages 369–396. Morgan Kaufmann, 2008.
- [20] J. Jannotti and K. Pamnany. Safe at Any Speed: Fast, Safe Parallelism in Servers. In Proceedings of the 2nd USENIX Workshop on Hot Topics in System Dependability (HotDep'06), Seattle, Washington, USA, November 2006. USENIX Association.
- [21] D. Kegel. The c10k problem, 2006. http://www.kegel.com/c10k.html.
- [22] M. Krohn. Building Secure High-Performance Web Services with OKWS. In Proceedings of the 2004 USENIX Annual Conference, Boston, MA, USA, June 2004. USENIX Association.
- [23] M. Krohn, E. Kohler, and M. F. Kaashoek. Events Can Make Sense. In Proceedings of the 2007 USENIX Annual Technical Conference, Santa Clara, CA, USA, June 2007. USENIX Association.
- [24] J. R. Larus and M. Parkes. Using Cohort Scheduling to Enhance Server Performance. In *Proceedings of the the 2002 USENIX Annual Technical Conference*, Monterey, CA, USA, June 2002. USENIX Association.
- [25] D. Mazières, M. Kaminsky, M. F. Kaashoek, and E. Witchel. Separating Key Management From File System Security. In *Proceedings of the 17th ACM Symposium on Operating Systems Principles (SOSP'99)*, Kiawah Island, South Carolina, USA, December 1999. ACM Press.
- [26] J. K. Ousterhout. Why threads are a bad idea (for most purposes). Presentation given at the 1996 Usenix Annual Technical Conference, January 1996.
- [27] V. S. Pai, P. Druschel, and W. Zwaenepoel. Flash: An efficient and portable Web server. In *Proceedings of the 1999 USENIX Annual Technical Conference*, Monterey, California, USA, June 1999.
- [28] B. Saha, A.-R. Adl-Tabatabai, A. Ghuloum, M. Rajagopalan, R. L. Hudson, L. Petersen, V. Menon, B. Murphy, T. Shpeisman, E. Sprangle, A. Rohillah, D. Carmean, and J. Fang. Enabling Scalability and Performance in a Large Scale CMP Environment. In *Proceedings of the 2nd ACM European Conference on Computer Systems (EuroSys'07)*, Lisbon, Portugal, June 2007. ACM Press.

22

- [29] B. Schroeder, A. Wierman, and M. Harchol-Balter. Open Versus Closed: a Cautionary Tale. In Proceedings of the 3rd conference on Networked Systems Design & Implementation (NSDI'06), San Jose, CA, May 2006. USENIX Association.
- [30] J. Stribling, J. Li, I. G. Councill, M. F. Kaashoek, and R. Morris. OverCite: A Distributed, Cooperative CiteSeer. In *Proceedings of the 3rd USENIX Symposium* on Networked Systems Design and Implementation (NSDI '06), San Jose, CA, USA, May 2006. USENIX Association.
- [31] The Linux Foundation. Bonding multiple devices, 2009. http://www. linuxfoundation.org/collaborate/workgroups/networking/bonding.
- [32] G. Upadhyaya, V. S. Pai, and S. P. Midkiff. Expressing and Exploiting Concurrency in Networked Applications with Aspen. In Proceedings of the 12th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming (PPoPP '07), San Jose, CA, USA, March 2007. ACM Press.
- [33] R. von Behren, J. Condit, and E. A. Brewer. Why events are a bad idea (for high-concurrency servers). In *Proceedings of HOTOS'03*, Lihue, Hawaii, May 2003.
- [34] R. von Behren, J. Condit, F. Zhou, G. C. Necula, and E. Brewer. Capriccio: Scalable threads for internet services. In *Proceedings of the nineteenth ACM symposium on Operating systems principles (SOSP'03)*, Bolton Landing, New York, USA, October 2003. ACM Press.
- [35] M. Welsh, D. Culler, and E. Brewer. SEDA: An architecture for well-conditioned scalable internet services. In *Proceedings of SOSP 2001*, Banff Alberta Canada, October 2001. ACM Press.
- [36] S. B. Wickizer, H. Chen, R. Chen, Y. Mao, F. Kaashoek, R. Morris, A. Pesterev, L. Stein, M. Wu, Y. Dai, Y. Zhang, and Z. Zhang. Corey: An Operating System for Many Cores. In *Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation (OSDI '08)*, San Diego, CA, USA, December 2008. USENIX Association.
- [37] N. Zeldovich, A. Yip, F. Dabek, R. Morris, D. Mazières, and M. F. Kaashoek. Multiprocessor Support for Event-Driven Programs. In *Proceedings of the 2003* USENIX Annual Technical Conference, San Antonio, TX, USA, June 2003. USENIX Association.
- [38] Zeus Technology. Zeus Web Server. http://www.zeus.com/products/zws/.

# Contents

1	Introduction	3
2	The Libasync-smp runtime         2.1       Design	${f 4}{4}{5}{6}$
3	Improved workstealing algorithm3.1Locality-aware stealing3.2Time-left stealing3.3Penalty-aware stealing	<b>8</b> 8 9 10
4	The Mely runtime         4.1       Design         4.2       Workstealing implementation         4.3       Additional implementation details	<b>10</b> 10 12 12
5	Evaluation         5.1       Experimental settings         5.2       Microbenchmarks         5.3       System services         5.3.1       SWS Web server         5.3.2       Secured File Server (SFS)	<ol> <li>13</li> <li>13</li> <li>16</li> <li>16</li> <li>17</li> </ol>
6	Related work	18
7	Conclusion	20



#### Centre de recherche INRIA Grenoble – Rhône-Alpes 655, avenue de l'Europe - 38334 Montbonnot Saint-Ismier (France)

Centre de recherche INRIA Bordeaux – Sud Ouest : Domaine Universitaire - 351, cours de la Libération - 33405 Talence Cedex Centre de recherche INRIA Lille – Nord Europe : Parc Scientifique de la Haute Borne - 40, avenue Halley - 59650 Villeneuve d'Ascq Centre de recherche INRIA Nancy – Grand Est : LORIA, Technopôle de Nancy-Brabois - Campus scientifique 615, rue du Jardin Botanique - BP 101 - 54602 Villers-lès-Nancy Cedex Centre de recherche INRIA Paris – Rocquencourt : Domaine de Voluceau - Rocquencourt - BP 105 - 78153 Le Chesnay Cedex Centre de recherche INRIA Rennes – Bretagne Atlantique : IRISA, Campus universitaire de Beaulieu - 35042 Rennes Cedex Centre de recherche INRIA Saclay – Île-de-France : Parc Orsay Université - ZAC des Vignes : 4, rue Jacques Monod - 91893 Orsay Cedex Centre de recherche INRIA Sophia Antipolis – Méditerranée : 2004, route des Lucioles - BP 93 - 06902 Sophia Antipolis Cedex

> Éditeur INRIA - Domaine de Voluceau - Rocquencourt, BP 105 - 78153 Le Chesnay Cedex (France) http://www.inria.fr ISSN 0249-6399