A Flow Scheduler Architecture - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports (Research Report) Year : 2009

A Flow Scheduler Architecture


Scheduling flows in the Internet has sprouted much interest in the research community leading to the development of many queueing models, capitalizing on the heavy-tail property of flow size distribution. Theoretical studies have shown that ‘size-based' schedulers improve the delay of small flows without almost no performance degradation to large flows. On the practical side, the issues in taking such schedulers to implementation have hardly been studied. This work looks into practical aspects of making size-based scheduling feasible in future Internet. In this context, we propose a flow scheduler architecture comprising three modules — Size-based scheduling, Threshold-based sampling and Knockout buffer policy — for improving the performance of flows in the Internet. Unlike earlier works, we analyze the performance using five different performance metrics, and through extensive simulations show the goodness of this architecture.
Fichier principal
Vignette du fichier
RR-7133.pdf (279.9 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00438594 , version 1 (07-12-2009)


  • HAL Id : inria-00438594 , version 1


Dinil Mon Divakaran, Giovanna Carofiglio, Eitan Altman, Pascale Primet. A Flow Scheduler Architecture. [Research Report] RR-7133, INRIA. 2009. ⟨inria-00438594⟩
140 View
165 Download


Gmail Facebook Twitter LinkedIn More