Efficient Stream Reduction on the GPU
David Roger, Ulf Assarsson, Nicolas Holzschuch

To cite this version:
David Roger, Ulf Assarsson, Nicolas Holzschuch. Efficient Stream Reduction on the GPU. Workshop on General Purpose Processing on Graphics Processing Units, Oct 2007, Boston, United States. inria-00438171

HAL Id: inria-00438171
https://inria.hal.science/inria-00438171
Submitted on 2 Dec 2009

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Abstract—Stream reduction is the process of removing unwanted elements from a stream of outputs. It is a key component of many GPGPU algorithms, especially in multi-pass algorithms: the stream reduction is used to remove unwanted elements from the output of a previous pass before sending it as input for the next pass.

In this paper, we present a new efficient algorithm for stream reduction on the GPU. Our algorithm works by splitting the input stream into smaller components of a fixed size, on which we run a standard stream reduction pass. We then concatenate the results of these stream reduction passes with line drawing. This last pass is very efficient because we already know the size of the data.

I. INTRODUCTION

Stream reduction [1], sometimes called stream compaction [2] is the process of removing unwanted elements from a data stream. It is especially useful for multi-pass GPGPU algorithms, where the stream of data output from a pass is used as input in the next pass: in the first pass, the algorithm finds that some data is not required, and flags them for deletion. Since fragment shaders lack the ability to write data at specific places in memory (scatter), these elements are still present in the output stream, and the stream reduction pass must remove them before the next pass.

The stream reduction pass, while being essential in many GPGPU algorithms, is a difficult problem, because it implies writing data at specific locations. Given the specificity of the GPU architecture, it is often more efficient to do a stream reduction pass on the entire data set after a processing pass than to try to do scattered writing on the fly during the processing pass. The consequence is that the stream reduction pass must work efficiently on very large datasets.

Because of the size of the datasets and the difficulty to specify the address for writing memory access, stream reduction passes are the bottleneck in many GPGPU algorithms [1], [3].

In this paper, we present a new approach to stream reduction. Our algorithm is hierarchical, and splits the input stream into smaller components of a fixed size, \( s \). A stream reduction pass is run on each of the components, and the results of each pass are concatenated using line drawing. The advantages of our hierarchical approach are numerous: stream reduction algorithms are more efficient on smaller data sets, and the final pass of concatenation has a very low cost, because we already know the size of the data sets.

In our study, we have found that the theoretical complexity of our hierarchical stream reduction algorithm is \( O(n + n \log s) \), where \( s \) is a constant, compared to \( O(n \log n) \) for previous work. Experimental studies confirm that our stream reduction algorithm is substantially faster than existing algorithms.

Recent GPUs (such as NVidia G80) offer the ability to easily remove elements from a stream of input data, through the geometry engine. Our experiments show that our stream reduction algorithm is also faster than this approach, especially for large datasets.

However, our algorithm is mostly destined toward frameworks that lack scattering abilities, such as OpenGL. Other systems that are able to perform scatter operations, such as CUDA, can perform reduction through a more straightforward process, and would benefit less from our algorithm.

Our paper is organized as follows: in the next section we review previous work on stream reduction on the GPU. In section III, we then describe our algorithm in detail, and conduct a study of the theoretical complexity of our algorithm (section III-D). Section IV is a review of the different available prefix sum scan techniques, that we need as a subroutine. In section V, we study the experimental behavior of our algorithm as a function of input size and parameters, and compare it with state-of-the-art algorithms. In section VI, we present our conclusions and directions for future works.

II. PREVIOUS WORKS

On sequential processors, stream reduction is trivially achieved through a single loop over the stream elements (see code in Figure 1). However, this sequential algorithm requires the ability to specify the position for writing memory access. For GPUs, stream reduction is a more complex task.

Although it is a fundamental element in many GPGPU applications, surprisingly little research has been published on stream reduction techniques. Horn [1] was the first to propose an efficient stream reduction algorithm for the GPU. He performs stream reduction in two steps (see Figure 2): first, he computes the offset (displacement) for each non-empty element in the stream, using a parallel prefix sum scan [4]
Main steps of Horn’s stream reduction illustrated with an example. The unwanted elements are the crosses. The prefix sum scan computes the displacement, and the dichotomic search performs it (i.e., moves each valid element to the left at a distance given by the prefix sum).

Log render passes. The first pass applies a boolean operation to each element of the input stream: if the element has to be discarded, 1 is output, and 0 otherwise. Each subsequent pass performs the sum of two elements of the output of the previous pass. The prefix sum is the number of empty elements before each element, which is also the displacement that will be applied in the second part of the algorithm.

that counts the number of unwanted elements that are located before each element. Figure 3 details the different steps of the prefix sum scan. Second, each element is moved by the computed offset, using a logarithmic search. Both steps have \(O(n \log n)\) complexity.

Sengupta et al. [2] improved this algorithm by using a different method for the prefix sum scan [5] of complexity \(O(n)\). The second pass (moving each element by the computed offset) is left unchanged, so the overall complexity of their algorithm is still \(O(n \log n)\).

Recent GPUs, such as NVidia’s G80, support geometry shaders, which can trivially be used to remove unwanted elements from a stream of input. All the elements of the stream are stored as vertices in a vertex buffer object, which is given as input to a geometry program. This geometry program tests each element and discards the unwanted ones. The fragment program is skipped and the resulting stream is directly output as a vertex buffer object, using the NV_transform_feedback OpenGL extension.

Sorting algorithms can trivially be used to perform stream reduction. The fastest GPU sorting algorithms have been based on bitonic sort [6]–[8].

Our theoretical and experimental studies show that our stream reduction method is much faster than Horn [1] and Sengupta et al. [2]. It is also significantly faster than the naive approach using geometry shaders, especially on large streams. Finally, because they address a simpler problem, all dedicated stream reduction methods outperform sorting algorithms by an order of magnitude.

In CUDA, fast stream reduction is possible, by adding a scatter step to an efficient prefix sum scan implementation, such as Sengupta et al. [9] or Harris et al. [10]. However, it requires scatter abilities. We will show how our algorithm could benefit from scattering too.

III. ALGORITHM

In this section, we present our stream-reduction algorithm. We begin by a presentation of the algorithm (section III-A), then we discuss specific details for each pass, in sections III-B and III-C. The overall complexity of our algorithm is summarized in section III-D.

A. Overview

Our algorithm builds upon existing stream reduction algorithms, using a divide-and-conquer approach. First, we divide the input stream into smaller blocks of size \(s\), and we perform a stream reduction pass on each of these blocks. Then, we concatenate the results of the stream reduction pass, using line drawing (see Figure 4).

This hierarchical approach reduce the total number of operation and yields to a better asymptotic complexity. The blocks can be concatenated by OpenGL line drawing, and thus the algorithm is efficient and easy to implement.
B. Stream-reduction pass on each block

Once we have split the input stream into blocks of constant size \( s \), we run a stream reduction pass on each of these blocks. We use recent stream reduction algorithms, running on the GPU \([1], [2]\), in two passes: a prefix sum scan followed by a dichotomic search.

Here are the notations used in this section:
- \( x \) is one of the blocks.
- \( s \) is the size of the block.
- \( pSum \) is the prefix sum, an array of size \( s \).

We will now detail the two passes.

1) Prefix sum scan: First, we run a parallel prefix sum scan (e.g. \([4], [5]\)) on each block. For every element in the block, this computes the number of empty elements before it, which is also the length of the displacement to apply to this element. The prefix sum is stored in \( pSum \). This step has a complexity of \( O(s) \) using \([5]\).

2) Dichotomic search: Each element is moved by the computed offset. As GPUs lack scattering abilities from the fast fragment shaders, this is achieved through gathering: for each position \( i \) of the input (i.e. the reduced stream), a dichotomic search is performed in order to find the element \( x[j] \) of the input that has to be moved to \( i \). This element is the only valid element of the input stream that satisfies \( j - pSum[j] = i \).

As \( j - pSum[j] \) is monotonously increasing with \( j \), it is possible to find \( j \) by dichotomic search. The starting bounds of the research interval are given by:

\[
i + pSum[i] \leq j_i \leq i + pSum[s - 1] \]

On older GPUs, all the loops are constrained to have the same length, thus the algorithmic complexity for each element is \( \log s \) (complexity of the worst case), leading to \( s \log s \) for the whole block.

With recent GPUs such as the GeForce 8800, it is possible to slightly improve this algorithm. First, the fixed length loop (for) can be replaced by a conditional loop (while), as branching is more efficient. Second, the bounds of the research interval can be refined at each step of the loop in order to reduce the number of iterations. \( j - pSum[j] \) is contracting with respect to \( j \):

\[
|j - j_i| \geq |j - pSum[j] - i| \]

Thus, at each step, the research interval is cut in half at a position \( j \), and then further tightened by \( |j - pSum[j] - i| \). The pseudocode of these improvements is given in Figure 5.

C. Concatenation of the intermediate results

After the reduction inside the blocks, we have \([n/s]\) blocks, each of them with at most \( s \) non-empty elements grouped at its beginning.

For each block, the number of empty elements is known, as a side result of the first pass of stream compaction: it is the last element of the prefix sum. Those \([n/s]\) last elements (one per block) form a sub-stream of the running sum. By running a second pass of sum scan on this sub-stream, we get a new stream describing the number of empty elements before each block, which is also the length of the displacement that has to be applied to the blocks, as seen on Figure 6. The complexity of this process is \( O(\frac{n}{s}) \) using \([5]\).

Each block is then moved: the positions of the two ends of each segments are computed with the vertex shader using scatter, and the positions of the intermediate elements are linearly interpolated by rasterization. The vertex shader processes \([n/s]\) elements, and the fragment shader processes all the elements. Thus the number of operations required decreases with block size: using too small blocks stresses the vertex engine and implies more memory transfers due to the large number of segments. The complexity of these displacements is \( O(n) \).

As we store the streams in 2D textures, we have to convert the 1D stream into a 2D array, and thus we have to perform the wrapping of the segments, as illustrated on Figure 7. This
Since we store the stream in a 2D texture, we have to wrap the line segments as we concatenate them. Segments 5, 16 and 20 have to be split, either by drawing them two times or in the geometry engine (if available). This can be done by sending all the segments twice: the first time draws the left part (or the full segment if it does not need wrapping), and the second draws the right part if needed or discards it otherwise. As most of the segments do not need such wrapping, it is better to use the geometry engine (if available) to split only when necessary.

D. Overall complexity

A summary of the algorithmic complexities of the different steps is given here:

1) Reduction of the blocks
   For one block:
   - Prefix sum scan using \([5]\): \(O(s)\)
   - Dichotomic search in the block: \(O(s \log s)\)
   - Total for the \(\frac{n}{s}\) blocks: \(O(n + n \log s)\)

2) Concatenation of the line segments
   - Prefix sum scan using \([5]\): \(O(\frac{n}{s})\)
   - Line drawing: \(O(n)\)

The asymptotic complexity of our algorithm is \(O(n + n \log s)\) (where \(s\) is a constant), and is to be compared with the \(O(n \log n)\) complexity of the previous methods.

IV. PREFIX SUM SCAN TECHNIQUES REVIEW

Our algorithm performs prefix sums computations at two different scales: inside the blocks and then across the blocks. Any technique can be used to compute those prefix sums.

We implemented both Hillis and Steele \([4]\) and Blelloch \([5]\). In our experiments, despite its better asymptotic complexity, \([5]\) has a higher overhead. \([4]\) yielded better results for streams of 1 M elements and smaller, whereas \([5]\) is slightly faster for 4 M and 16 M elements. However, the relative performance difference was less than 10%.

Sengupta et al.\’s hybrid algorithm \([2]\), which is a combination of Blelloch \([5]\) and Hillis and Steele \([4]\) method, could also be used for theoretically even faster results, although we have not tested this. However we would not expect a spectacular speed up, as we keep working on relatively small streams (\(s = 64\)) whereas \([2]\) is tailored for large ones.

V. RESULTS

A. Behavior

All the results of these section have been measured using a GeForce 8800 GTS, and an Intel Pentium IV 3 GHz with 2 Gb RAM. The algorithm was implemented using openGL.

As shown in section III-D, the asymptotic complexity of our algorithm is linear with respect to the number of elements in the stream. This is confirmed by our experiments (Figure 8).

The execution time also depends on the ratio of valid elements: it is faster when either most of the elements are valid or most are unwanted. The maximum time is reached around 70% of valid elements (Figure 9). However these variations are relatively small. If not stated otherwise, all the timings in this document are given for a 60% ratio of valid elements, which is a difficult case for our algorithm.

The size of the blocks is an obvious parameter for our algorithm. Small blocks are reduced faster (complexity \(O(n + n \log s)\)) but are concatenated slower because of the complexity \(O(n + \frac{n}{s})\) and the stress on the vertex engine. On the other hand, large blocks are reduced slower but concatenated faster. Despite the lesser efficiency of the vertex engine, line drawing is not a bottleneck of the algorithm, except for very small block sizes (8 or less). Figure 10 shows the time repartition between the different steps of the algorithm for several block sizes, and Figure 11 shows the influence of the block size. We found experimentally that the best block size is 64 for streams...
up to 16 M elements.

GeForce 8800 specific functionalities allows the two optimizations mentioned previously: single line drawing (section III-C) and improved dichotomic search (section III-B2). These optimizations save approximately 20% of execution time, as shown in Figure 12.

B. Comparison with other stream-reduction methods

We implemented the standard Horn’s algorithm [1], and a modified version that uses Blelloch’s prefix sum scan [5].

We also compared our algorithm to straightforward packing using GeForce 8800 advanced functionalities: elements are sent as vertices in a vertex buffer object, and the geometry shader discards the unwanted ones.

The comparison of these methods with ours is summarized in Figure 13 and Table I. Our algorithm is 9 times faster than Horn’s on 4M elements stream and 2 times faster than using geometry shaders. Notice how the speed-up ratio increases with the stream size.

In CUDA, scatter abilities are available. Sengupta et al. [9] and Harris et al. [10] presented an optimized parallel prefix sum scan-algorithm, based on [5]. Thus stream reduction can be efficiently implemented in this framework by adding a fast scattering step to [9] or [10]. We have reported the timings of [10] in Table I: our algorithm is ≈2.5 X slower, however this CUDA algorithm requires scatter abilities whereas ours does not.

We did not implement Sengupta et al. [2], which achieves a 4 times speed up compared to Horn on streams of 1 M elements. As shown in Table I, our speed up is 7.8.

The largest stream on which we could run our algorithm had 16 M elements. We encountered the same limit with Blelloch [5]. We could not make Horn [1] and Geometry shaders work on streams with more than 4 M elements. In most cases, the limit is related to memory issues: such very large streams are taking a significant portion of the memory available on the card.

VI. CONCLUSION

In this paper, we have presented a new algorithm for stream reduction, which is an essential step of many GPGPU applications [1], [3].
TABLE 1

<table>
<thead>
<tr>
<th>#elements</th>
<th>Horn</th>
<th>Blelloch</th>
<th>G. Shaders</th>
<th>CUDA (sum only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>256k</td>
<td>5.5</td>
<td>3.9</td>
<td>1.5</td>
<td>0.32</td>
</tr>
<tr>
<td>1M</td>
<td>7.8</td>
<td>3.7</td>
<td>1.9</td>
<td>0.37</td>
</tr>
<tr>
<td>4M</td>
<td>9.1</td>
<td>3.6</td>
<td>2</td>
<td>0.36</td>
</tr>
<tr>
<td>16M</td>
<td>N.A.</td>
<td>4.8</td>
<td>N.A.</td>
<td>0.35</td>
</tr>
</tbody>
</table>

Speed up of our algorithm compared to other stream-reduction methods (i.e., ratio of the execution times). Our algorithm is ≈2.5 X slower than CUDA, which uses scatter abilities whereas we do not.

Our algorithm works by a hierarchical approach: we divide the input stream into smaller blocks, perform a fast stream reduction pass on these smaller blocks, and concatenate the results. We thus achieve a new order of asymptotic complexity ($O(n)$) whereas previous methods where $O(n \log n)$) and an impressive speed up (Table I). Our algorithm even outperforms doing stream reduction using the geometry shaders.

As our algorithm can use any method to perform the prefix sum, it can benefit from research in this domain.

Furthermore, our work can be seen as a meta-algorithm that improves any stream reduction algorithm by adding a hierarchical step to it.

Our divide-and-conquer approach results in impressive speed-ups for stream-reduction. In the future, we expect that this approach can be used for improving other GPGPU algorithms.

As a future work, we would like to implement our algorithm in CUDA. This would allow to speed up several steps: the reduction of the blocks could be computed sequentially using the algorithm Figure 1 (instead of a sum scan and a dichotomic search), line drawing and the line wrapping would disappear. The algorithmic complexity would be then $O(n)$, and could be compared more accurately to existing methods in CUDA.

REFERENCES