CCSL: specifying clock constraints with UML/MARTE - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Innovations in Systems and Software Engineering Year : 2008

CCSL: specifying clock constraints with UML/MARTE


The Object Management Group (OMG) Unified Modeling Manguage (UML) profile for Modeling and Analysis of Real-Time and Embedded systems (MARTE) aims at using the general-purpose modeling language UML in the domain of Real-Time and Embedded (RTE) systems. To achieve this goal, it is absolutely required to introduce inside the mainly untimed UML an unambiguous time structure which MARTE model elements can rely on to build precise models amenable to formal analysis. The MARTE Time model has defined such a structure. We have also defined a non-normative concrete syntax called the Clock Constraint Specification Language (CCSL) to demonstrate what can be done based on this structure. This paper gives a brief overview of this syntax and its formal semantics, and shows how existing UML model elements can be used to apply this syntax in a graphical way and benefit from the semantics.
Fichier principal
Vignette du fichier
isse08.pdf (349.75 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00371371 , version 1 (27-03-2009)



Frédéric Mallet. CCSL: specifying clock constraints with UML/MARTE. Innovations in Systems and Software Engineering, 2008, Special Issue on UML & Formal Methods, 4 (3), pp.309-314. ⟨10.1007/s11334-008-0055-2⟩. ⟨inria-00371371⟩
289 View
704 Download



Gmail Facebook Twitter LinkedIn More