On Structural Information and the Experimental Evaluation of SMT Tools
Najet Boughanmi, Silvio Ranise, Christophe Ringeissen

To cite this version:

HAL Id: inria-00105894
https://inria.hal.science/inria-00105894
Submitted on 14 Nov 2006

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
On Structural Information and the Experimental Evaluation of SMT Tools

Najet Boughanmi, Silvio Ranise, and Christophe Ringeissen
LORIA & INRIA-Lorraine

Abstract. We are interested in studying the impact of various pre-processing transformations of ground formulae on the performances of Satisfiability Modulo Theory tools (based on the integration between an enumerator of truth assignments and a satisfiability procedure for conjunction of literals in some theory) which are supposed to discharge them. We briefly discuss our preliminary experiences.

Context. Reasoning tools (such as MathSAT [4], DLSAT [5], DPLL(T) [10], TSAT [1], ICS [9], CVC-Lite [3], haRVey [6], Simplify [8], or Zapato [2]) based on the Satisfiability Modulo Theory (SMT) approach rely on the integration between an enumerator of truth assignments and a satisfiability procedure for conjunction of literals in some theory (such as the theory of equality, various fragments of Linear Arithmetic, and their combinations). Recently, such tools have received a lot of attention for their capability of efficiently discharging large proof obligations obtained in the application of formal methods (such as verification of hardware systems, software model checking, and so on).

Since many SMT tools are available and have different characteristics that may improve performances on certain types of proof obligations, it is very useful to have experimental analyses which allow one to choose the best tool for his own problems. Also, the availability of benchmarks may facilitate the evaluation and the comparison of SMT tools, and advance the state of the art in the field, in the same way as, for instance, the TPTP library\(^1\) has done for theorem proving, or the SATLIB library\(^2\) has done for propositional satisfiability. This is the main aim of the SMT-LIB initiative which also proposes a common format to facilitate the exchange of benchmarks.\(^3\) While the SMT-LIB initiative was launched, the paper [7] presented an extensive experimental evaluation of six SMT tools (among which Simplify and ICS) on four suites of benchmarks.

Motivation. In the last section of [7], it is observed that “When developing the translators for these experiments, we noticed that the performance of most solvers heavily depends on the way problems are encoded.” Stimulated by this observation, we have started assessing the impact of different kind of translations on the performances of SMT tools on the set of benchmarks used in [7]. The goal

\(^1\)http://www.tptp.org/
\(^2\)http://www.satlib.org/
\(^3\)See http://combination.cs.uiowa.edu/smtlib for details on SMT and its common format.
of this on-going work is to understand which kind of translations can be used to make problems easier for SMT tools as done for resolution/paramodulation based theorem provers e.g., in [11]. We hope that this will benefit also the construction of translators from the SMT-LIB common format to the existing SMT tools. In particular, we intend to use these techniques in combination with haRVey, the SMT tool which we are currently developing.

**Benchmarks.** To begin our study, we have considered the SAL benchmark suite of [7]. The proof obligations in this suite are derived from bounded model checking of timed automata and linear hybrid systems, and from test-case generation for embedded controllers. The formulae are represented in non-clausal form and they must be checked for satisfiability modulo Linear Arithmetic (LA). Since haRVey’s input syntax is identical (up to renaming of keywords) to that of Simplify (at least on the sub-set used in the suite), we have used this instance for our experiments. The formulae in the suite in Simplify’s syntax have the following form:

\[
(\bigwedge_{j=1}^{n} \bigwedge_{i=1}^{m_j} b_{j}^{i} \leftrightarrow \phi_{j}^{i}) \land (\bigwedge_{k=0}^{p} \psi_{k} \land \bigwedge_{l=1}^{m_1} b_{1}^{l})
\]

where the \( b_{j}^{i} \) are propositional letters, the \( \phi_{j}^{i} \) are arbitrary Boolean combinations of propositional letters \( b_{0}^{i} \) (\( i = 1, \ldots, n_0 \)), ground atoms of LA, and propositional letters \( b_{k}^{i} \) for \( k < j \), and the \( \psi_{k} \) are arbitrary Boolean combinations of ground atoms of LA and \( b_{1}^{i} \) (\( i = 0, \ldots, m_1 \)). We notice that each sub-formulae in (1) is associated with a propositional letter \( b_{j}^{i} \) for \( i > 1 \). The formulae have been obtained by translation from ICS. In the ICS version of the suite, the propositional letters \( b_{j}^{i} \) (\( j > 0 \)) are introduced by the construct \texttt{prop}, which is similar to the ‘let’ of many functional programming languages.

**The problem.** By inspection of (1), it is clear that, for \( j > 0 \), the \( b_{j}^{i} \)’s can be considered as “pointers” to ease references to complex formulae. We conjecture that ICS is capable to exploit this kind of structural information so to speed up its performances. Unfortunately, as already observed in [7], other SMT tools may not be able to exploit such a structural information after the translation. For example, Simplify does not have a let-like construct which may play the same role of ICS’s \texttt{prop} so that translating “\texttt{prop} \ b_{j}^{i} \ \phi_{j}^{i}” by “\( b_{j}^{i} \leftrightarrow \phi_{j}^{i} \)” seems to be the best possible choice.\(^5\) As a consequence, formulae in the form (1) are surprisingly difficult for Simplify, which is reported [7] to time out (with a time limit of 1 hour) for 99 benchmarks out of 217 in the suite. Even worse, haRVey

\(^4\) http://www.loria.fr/equipes/cassis/softwares/haRVey

\(^5\) The SMT-LIB common format provides a suitable let construct so that translations to the input formats of various SMT tools can exploit this structural information. Indeed, such translations must be designed to exploit the available structure and this work may help in this task.
runs out of memory for almost all but the smallest problems in the suite when using BDDs to enumerate truth assignments and it performs poorly compared to ICS when using a SAT solver.

**Preliminary experiments.** To enable *Simplify* and *haRVey* to significantly ameliorate their performances on the SAL benchmark suite, we have decided to implement the obvious preliminary transformations (i.e. \((b \leftrightarrow \Phi) \land \Psi[b]\) rewrites to \(\Psi[b/\Phi]\) when the propositional letter \(b\) does not occur in the formula \(\Phi\)) that allow us to eliminate the \(b_j\)'s in (1) for \(j > 0\) and transformed all the problems in the suite. So far, we have run both *Simplify* and *haRVey* on around 25% of the problems in the suite and we have obtained encouraging results:

- *Simplify* is one order of magnitude faster on the transformed formulae than on the original ones in [7]. It is also capable of solving in a time comparable to that of ICS a problem on which it timed-out before.
- The performances of *haRVey* are also greatly ameliorated: using only the BDD package, it is already capable of solving most of the problems considered so far in a time comparable to that of ICS. We expect that for larger problems, the use of the available SAT solver will be necessary but we think that the timings will be comparable to that of ICS.

We plan to perform extensive experimental results and to study the impact of more simplification rules on the performances of SMT tools.

**References**