Formal Method for Timed Tests Sequences Generation - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Journal Européen des Systèmes Automatisés (JESA) Year : 2002

Formal Method for Timed Tests Sequences Generation


This paper deals with the temporal interoperability of components in a real time application and presents a method in order to verify it. The temporal interoperability expresses the capability of a component to cooperate and exchange information with its environment while respecting specified timing properties. The principal aim of this paper is to propose a construction method of an adaptative tester. The tester generation process is based on the TIOSM formalism. The logical behaviour of this tester is statically defined (sequence of events, identification of the different clocks). The evaluation of the transition firing times is done on line by the tester itself during the test process. For this, a set of linear inequalities is generated and attached to each state of the tester and a solver is integrated to it. || Le contexte de cet article est l'interopérabilité temporelle de composants dans une application temps réel. Nous présentons une méthode pour vérifier cette interopérabilité par une approche de tests de conformité. Le point clé de ce papier réside dans la
Not file

Dates and versions

inria-00101003 , version 1 (26-09-2006)


  • HAL Id : inria-00101003 , version 1


Françoise Simonot-Lion, Laurent Kaiser, Ricardo Santos Marques. Formal Method for Timed Tests Sequences Generation. Journal Européen des Systèmes Automatisés (JESA), 2002, 36 (7), pp.1001-1013. ⟨inria-00101003⟩
150 View
0 Download


Gmail Facebook Twitter LinkedIn More