Parallel FPGA implementation of self-organizing maps - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2004

Parallel FPGA implementation of self-organizing maps

Khaled Ben Khalifa
  • Function : Author
Bernard Girau
Frédéric Alexandre
Mohamed Hedi Bedoui
  • Function : Author


This paper presents an area-saving parallel implementation of a Self-Organizing Map neural network (SOM) on FPGA. The purpose is to make available a finer grain of parallelism to be used in massively SIMD parallel SOM system architectures. We have handled a serial arithmetics (Most Significant Bit First: MSBF and Least Significant Bit First: LSBF), to process the different mathematical operations. Above all, our work has been oriented in such a way to get a light, easy to wear system for classification of vigilance states in humans from electroencephalographic (EEG) signals. The performances of our implementation in terms of area, speed and especially power consumption are highly satisfactory.
Not file

Dates and versions

inria-00100080 , version 1 (26-09-2006)


  • HAL Id : inria-00100080 , version 1


Khaled Ben Khalifa, Bernard Girau, Frédéric Alexandre, Mohamed Hedi Bedoui. Parallel FPGA implementation of self-organizing maps. International Conference on Microelectronics - ICM'04, 2004, Tunis, Tunisia, 4 p. ⟨inria-00100080⟩
189 View
0 Download


Gmail Facebook Twitter LinkedIn More