Digital hardware implementation of 2D compatible neural networks - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

Digital hardware implementation of 2D compatible neural networks

Bernard Girau

Résumé

The work described in this paper aims at developing neural architectures that are easy to map onto FPGAs, thanks to a simplified topology and an original data exchange scheme, without significant loss of approximation capability. It has been achieved thanks to the definition of a set of neural models called Field Programmable Neural Arrays (FPNA). FPNAs may lead to the definition of neural networks adapted to hardware topological constraints. Different such neural networks may be derived from a given FPNA. They are called Field Programmed Neural Networks (FPNN). They reconcile the high connection density of neural architectures with the need of a limited interconnection scheme in hardware implementations. This paper focuses on the definition and implementation of FPNN parallel computation.
Fichier non déposé

Dates et versions

inria-00099136 , version 1 (26-09-2006)

Identifiants

  • HAL Id : inria-00099136 , version 1

Citer

Bernard Girau. Digital hardware implementation of 2D compatible neural networks. International Joint Conference on Neural Networks, Jul 2000, none, 6 p. ⟨inria-00099136⟩
73 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More