An integrated 2D systolic array for spelling correction - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 1993

An integrated 2D systolic array for spelling correction

Dominique Lavenier

Résumé

This paper presents a fully integrated spelling co-processor for speeding up the character string comparison process. The chip we present is architectured around a banded 2-D systolic array consisting of 69 processors and is able to process more than 2 million of words per second. The high regularity of the chip has been exploited for investigating a design methodology based on the automated generation of a representative subcircuit : the kernel.

Domaines

Autre [cs.OH]
Fichier principal
Vignette du fichier
RR-1987.pdf (236 Ko) Télécharger le fichier

Dates et versions

inria-00074685 , version 1 (24-05-2006)

Identifiants

  • HAL Id : inria-00074685 , version 1

Citer

Dominique Lavenier. An integrated 2D systolic array for spelling correction. [Research Report] RR-1987, INRIA. 1993. ⟨inria-00074685⟩
100 Consultations
136 Téléchargements

Partager

Gmail Facebook X LinkedIn More