Using Parallel Computing to Reduce CPU Power - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports Year : 1999

Using Parallel Computing to Reduce CPU Power


In this paper, we analyze parallelism as an energy-saving technique for mobile terminal or on-board systems. We show that the expected gains are considerable. However, some natural constraints can appear when applying massively this idea. Therefore, we analyze this concept on a simple model in an environment where either the space for circuitry is restricted, or the total weight of the system, including energy sources, has to be minimized. It turns to give new types of CAD problems. Finally, we analyze fault tolerance issues and solutions in a satellite-like environment.


Other [cs.OH]
Fichier principal
Vignette du fichier
RR-3621.pdf (256.3 Ko) Télécharger le fichier

Dates and versions

inria-00073056 , version 1 (24-05-2006)


  • HAL Id : inria-00073056 , version 1


Jérôme Galtier. Using Parallel Computing to Reduce CPU Power. RR-3621, INRIA. 1999. ⟨inria-00073056⟩
73 View
171 Download


Gmail Facebook Twitter LinkedIn More