

A generic scheduler to foster data locality for GPU and out-of-core task-based applications

Maxime Gonthier, Samuel Thibault, Loris Marchal

▶ To cite this version:

Maxime Gonthier, Samuel Thibault, Loris Marchal. A generic scheduler to foster data locality for GPU and out-of-core task-based applications. 2024. hal-04146714v2

HAL Id: hal-04146714 https://inria.hal.science/hal-04146714v2

Preprint submitted on 13 Sep 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

A generic scheduler to foster data locality for GPU and out-of-core task-based applications

Maxime Gonthier^a, Loris Marchal^b, Samuel Thibault^c

^aUniversity of Chicago, 5730 S Ellis Ave, Chicago, 60637, Illinois, United States of America ^bCNRS & ENS-Lyon, 46 alle d'Italie, Lyon, 69364, Auvergne-Rhone-Alpes, France ^cUniversity of Bordeaux, 200 Avenue de la Vieille Tour, Talence, 33405, Nouvelle-Aquitaine, France

Abstract

Hardware accelerators like GPUs now provide a large part of the computational power used for scientific simulations. Despite their efficacy, GPUs possess limited memory and are connected to the main memory of the machine via a bandwidth limited bus. Scientific simulations often operate on very large data, that surpasses the GPU's memory capacity. Therefore, one has to turn to out-ofcore computing: data are kept in a remote, slower memory (CPU memory), and moved back and forth from/to the device memory (GPU memory), a process also present for multicore CPUs with limited memory. In both cases, data movement quickly becomes a performance bottleneck. Task-based runtime schedulers have emerged as a convenient and efficient way to manage large applications on such heterogeneous platforms. We propose a scheduler for task-based runtimes that improves **data locality** in an out-of-core setting, to reduce data movements. We design a data-aware strategy for both task scheduling and data eviction from limited memories. We compare this scheduler to existing schedulers in runtime systems. Using STARPU, we show that our new scheduling strategy achieves comparable performance when memory is not a constraint, and significantly better performance when application input data exceeds memory, on both GPUs and CPU cores.

Keywords: Scheduling, Memory-aware scheduling, Eviction policy, Tasks sharing data, Runtime systems, Data locality, GPUs, CPU

Preprint submitted to Journal of Parallel and Distributed Computing

September 12, 2024

Email addresses: mgonthier@uchicago.edu (Maxime Gonthier),

loris.marchal@ens-lyon.fr (Loris Marchal), samuel.thibault@u-bordeaux.fr
(Samuel Thibault)

1 1. Introduction

High-performance computing applications, such as simulations for aeronau-2 tics, material strength, or seismology, continue to require more and more inten-3 sive computing power on ever larger amounts of data. This increasing computing 4 demand is being met by using increasing parallelism, with large multicore pro-5 cessors and hardware accelerators such as GPUs. However, recent technology 6 trends show a widening gap between peak compute speed and communication 7 bandwidth as well as decrease in memory per gigaflop [1, 2]. With users try-8 ing to solve larger systems, it becomes common to encounter a situation where 9 all input data of the problem cannot fit into the memory of the computing units 10 (either CPUs or GPUs). 11

To avoid running out of memory, out-of-core computing has emerged, al-12 lowing the input data to stay on slow but large storage (typically disk) and to 13 be loaded into the memory of the processing units (typically CPUs) whenever 14 needed for the computation [3]. All cores of a multicore CPU share a common 15 (limited) memory, as depicted on Figure 1. The bandwidth between the disk and 16 the CPU memory is only of a few hundred MB/s, which has a strong impact on 17 performance if data movements are not carefully handled to overlap them with 18 computation. Similarly, one should avoid loading several times the same data 19 but favor data reuse, by improving temporal data locality, i.e., by performing all 20 computations on the same data before its eviction from the memory. 21

Recently, the trend has been to leverage GPUs in addition to CPUs, to achieve 22 unprecedented computation speed as well as energy requirements efficiency. GPU 23 can achieve multiple teraflops in performances but are limited by a shared band-24 width of a few thousands MB/s. In this case, *out-of-core* computing consists in 25 keeping the whole input data in the (larger) memory of the CPU, and loading data 26 in the memory of a GPU only when it is needed for computation (see Figure 2). 27 In such a distributed memory context, data reuse is even more crucial as one has 28 also to focus on spatial data locality, that is to aim at gathering all computations 29 on the same data on the same GPU. Hence, the gap between communication 30 speed and computation is a strong performance bottleneck when computing on 31 large data. 32

In this paper, we consider that these two out-of-core situations (multicore CPU with limited shared memory and GPUs with limited distributed memory) can be treated similarly, and we focus on any system with two levels of memory: one fast and limited memory devoted to computations (in red in Figures 1 and 2), and one large but slower memory devoted to storing the whole dataset (in green in Figures 1 and 2).

To harness the power of complex heterogeneous computing platforms, it has 39 become very common to use task-based programming, i.e. to express the ap-40 plication computation as a Directed Acyclic Graph (DAG), and let a dynamic 41 runtime system such as OmpSs [4], PaRSEC [5], or STARPU [6] manage the exe-42 cution of the task graph over such distributed and heterogeneous platforms. The 43 burden of allocating data in memory, choosing task processing order and map-44 ping is thus offloaded from the application programmer to the runtime system, 45 in the form of a task scheduling problem. As the runtime system handles both 46 data and tasks, it has the opportunity to minimize data movement. The runtime 47 scheduler must solve the complex task of deciding the mapping of the tasks to 48 the processing units to improve spatial data locality, as well as the ordering of 49 the tasks itself, to privilege the temporal locality of data, thus favoring data reuse 50 and saving duplicate data transfers. In addition, this scheduler has to account 51 for task priorities (some tasks may be more crucial to compute early than oth-52 ers) and task affinities (in case of a heterogeneous platform, some tasks have a 53 larger acceleration factor on GPUs than others). Besides, it is also essential to 54 trigger data transfers ahead of task execution (data prefetches) so that they can 55 be overlapped by the computation of the previous tasks. Last but not least, when 56 the embedded memory of the processing unit is full, the runtime has to carefully 57 decide which data should be evicted from it, to make room for further data. 58

In this paper, our aim is to solve this challenging problem, that is we propose 59 a task scheduler for runtime systems managing several computing units with 60 shared or distributed limited memory. We also aim at managing data move-61 ments (loads and evictions). More precisely, we want to determine (i) the as-62 signment of the tasks to the processing units to reach a good load balance and 63 spatial data locality and (ii) the order in which tasks must be processed on each 64 processing unit to optimize temporal data locality as well as maximize overlap 65 between computations and data movements. Our solution is *data-centric*, trying 66 to re-use data as much as possible: a processing unit is assigned all the "free" 67 tasks, for which it already owns all input data. Then, when no more free tasks 68 can be performed on a processing unit, we look for the data that, if transferred 69 to its memory, would allow to assign many tasks on this processing unit, for a 70 minimal transfer time. Our scheduling strategy also looks for a good trade-off 71 between data locality and priority in the task graph. Finally, we design a custom 72 eviction policy that takes advantage of the (limited) vision of tasks to be pro-73 cessed on a processing unit to avoid evicting data that will be useful in a near 74 future. 75

⁷⁶ In this paper, we make the following contributions:

- We review existing schedulers in task-based runtime systems;
- We propose DARTS, a Data-Aware Reactive Task Scheduler for out-ofcore computing in task-based runtime systems with a custom eviction policy;
- We implement DARTS within the STARPU runtime;
- We compare the performance of DARTS and existing schedulers on two classical linear-algebra benchmarks (namely Cholesky and LU factorization) and on two out-of-core settings: (i) multiple GPUs with distributed memory and (ii) a multicore CPU with shared memory;
- Our experiments demonstrate that our scheduler is able to achieve good
 performance even when the memory is very limited, whereas all existing
 schedulers see their performance drop. Besides, DARTS performs comparably to the best existing schedulers when memory is not limited.

This paper extends a preliminary work on the DARTS scheduler [7]. Al-90 though both versions use the same intuition for scheduling tasks, the earlier ver-91 sion of DARTS was limited to independent tasks, and hence was only tested on 92 restricted datasets. The redesigned version of the DARTS scheduler is able to 93 handle general task graphs as required by runtime systems. It also uses an im-94 proved eviction policy, and special care has been devoted to reducing its compu-95 tational complexity. While the previous version of DARTS was only tested with 96 artificially limited memory for the GPUs and thus with much smaller datasets, 97 the present paper showcases experiments on significantly larger datasets using 98 the full memory of the devices, which corresponds to real-life scenarios. Be-99 sides, the present paper also compares DARTS to many other schedulers from 100 the literature (LWS, DMDAS and AP from DPLASMA/PaRSEC) and tests all 101 strategies on both CPUs and three different kind of GPUs. This large comparison 102 on large task graphs across various type of GPUs and CPUs was made possible 103 thanks to the new design of DARTS, its improved eviction policy and its reduced 104 complexity. 105

The paper is organized as follows. Section 2 presents previous work in the area. Section 3 details the scheduling problem in runtime systems. Section 4 presents existing schedulers for runtime systems; our scheduler is introduced in Section 5. Section 7 relates the experiments conducted to evaluate the performance of the schedulers on both multiple GPUs and CPU cores.

111 2. Related work

To address the problem of fitting a working set in a given amount of memory [8], researchers explored various strategies that we review here.

Out-of-core algorithms. Out-of-core computation has been proposed to process 114 large datasets for specific operations, mainly in linear algebra. Toledo [9] sur-115 veys such out-of-core for dense linear algebra operations. This appears also in 116 sparse linear algebra: Demmel et al. [10] propose to reduce the amount of data 117 transfers both between processing elements and from/to the main memory. Di-118 rect sparse solvers are known to produce large amount of temporary data, which 119 makes out-of-core computing the only solution to factorize very large sparse ma-120 trices [3]. Marchal et al. [11] also focus on reducing data transfers for task trees 121 arising in sparse direct solvers. Such algorithms are however tailored to specific 122 application cases, while task-based runtime systems aim for generic-purpose de-123 signs. 124

Scheduling and data locality in runtime systems. As outlined in the introduction,
 runtime systems like OmpSs [4], PaRSEC [5], or STARPU [6] are increasingly
 popular to cope with the complexity of modern computing platforms.

In this context, some runtimes have been striving to improve data local-128 ity for better performance. For example, runtime systems such as OmpSs and 129 XKaapi [12] rely on work-stealing for load balancing. XKaapi also gives some 130 guarantee on data locality [13] by providing a lower bound on the number of 131 data accesses required by its scheduler. They also show that their locality-guided 132 work-stealing policy performs significantly better than standard work-stealing. 133 We will use a similar work-stealing policy to evaluate our own strategies with 134 the LWS scheduler introduced in Section 4.3. 135

On the contrary, the STARPU runtime system automatically calibrates perfor-136 mance models to predict task execution times. Based on these predictions, the 137 DMDAS scheduler (presented below in Section 4.2) schedules tasks on the re-138 source on which they are expected to complete at the earliest, which also takes 139 data transfers into account. These predictions, however, only rely on the current 140 state of the memory, and do not take into account its limited size: when some 141 new data are loaded in memory, other data may be evicted, which is not taken 142 into account and may lead to incorrect predictions. 143

Legion [14] allows the user to express locality thanks to data regions, and to provide a data mapping strategy to ensure that data is not moved around when it is not necessary. PaRSEC, previously known as DAGuE [15], uses a different

DAG representation, compared to STARPU and other runtimes: it uses param-147 eterized task graphs [16]. The advantage of such a model is the concise rep-148 149 resentation of the DAG: each task is an algebraic representation that indicates which type of task is to be executed after a task is finished. Thus, the memory 150 required for the DAG is only relative to the number of different task types. How-151 ever, PaRSEC strategies do not specifically address the problem of scheduling 152 under memory constraints. We compare our proposed scheduler to a PaRSEC 153 scheduler presented in Section 4.4. 154

The Python-based Parla runtime [17] provides special data wrappers (Parla Arrays) which allows flexible memory management. Data locality is then considered when scheduling computations through a cost function that mixes the time required for moving data and the load of each node. This is very similar to the DMDAS scheduler mentioned for STARPU. Additionally, Parla does not specifically manage limited memory.

Data distribution can also be managed with modern high-level libraries. PHA-ST [18] or SYCL coupled with the Celerity API [19] can automate parallelization while leaving room to the programmer to direct data distribution on nodes. However, it must be manually programmed and does not specifically address memory limitation.

Hence, no existing runtime system is able to automatically deal with both
 data locality and limited memory for general computations.

3. Problem statement

We present here the model of the computing platform used when presenting the algorithms below, and we precisely state the objectives of a memory-aware scheduler for a runtime system.

172 3.1. Computing platform model

We concentrate in this paper on two different memory-limited architectures, 173 namely a shared limited memory (Figure 1) and a distributed limited memory 174 (Figure 2). We consider that the shared-memory setting is a special case of the 175 distributed setting, as it includes a single memory, used by multiple cores which 176 can be viewed as a single more efficient, parallel processing element. Hence, 177 we concentrate the description of the problem and the algorithms on the more 178 general distributed case, where the processing units are the GPUs and the large 179 and slow storage is the main memory of the CPU. However, the problem and 180 proposed algorithms can be easily translated for the shared memory case, as in 181 the experiments reported in Section 7.3. 182



Figure 1: Platform topology of a multicore CPU with shared memory.



Figure 2: Platform topology of multiple GPUs with distributed memory.

Each of the GPUs have their own memory with the same limited size M. 183 They are all connected to the main memory of the machine through a shared com-184 munication link (PCIe bus) whose bounded bandwidth is shared by all the com-185 munications taking place simultaneously between the main memory and some 186 GPUs. All input data originally reside on the main memory, whose size is as-187 sumed sufficient to store all the original and temporary data of the computation. 188 Note that in addition to the PCIe bus connecting all GPUs to the main mem-189 ory, direct and faster connections may be available on some pairs of GPUs (such 190 as NVidia NVLink). This may allow to load data in a GPU faster than from the 191 main memory if the data is already on another GPU. 192

¹⁹³ 3.2. Task-based runtime scheduler

The application is described by the programmer as a task graph, where ver-194 tices represent tasks and edges represent data dependencies between tasks. The 195 programmer provides the code for each task as well as the description of its input 196 and output data, allowing the runtime system to assign tasks to processing units 197 and to move data around when needed. Figure 3 provides a small example of 198 such a task graph. At a given time of the computation, some of the tasks have 199 been completed, and some tasks are not available for computation as their in-200 put data has not been computed yet (tasks with pale colors on Figure 3). The 201



Figure 3: Pseudo-code for the Cholesky factorization (left) and corresponding task graph for N = 3 (right). Arrows represent data dependencies between tasks. Tasks with bright colors depicts tasks available at a given moment in the computation; they are independent of each other.

tasks available for computation, i.e., not yet processed but with all their prede-202 cessors completed, form a subset of independent tasks in the graph, called the 203 ready tasks (bright tasks in the figure). Several of these available tasks depend 204 on common predecessors (e.g., both GEMM_3_1_0 and GEMM_3_2_0 depend 205 on the result of TRSM_3_0), which means that they share a common input data 206 produced by the common predecessor. The runtime scheduler has the knowl-207 edge of this dependency pattern and can take advantage of this to improve data 208 locality while mapping and scheduling tasks (e.g., by mapping GEMM_3_1_0 209 and GEMM_3_2_0 to the same GPU). We denote by $\mathcal{D}(T)$ the input data of task 210 T. Data may have different sizes, and tasks may have different processing times: 211 this information is available to the scheduler through profiling. 212

The runtime system takes care of prefetching (loading a data a bit earlier so as to avoid waiting for unavailable data), marking tasks as available when their predecessors complete and managing task queues. The scheduler has the responsibility to map and order tasks on each GPU. Given a set of ready tasks, when a GPU is idling, the scheduler must send a task to this GPU. If a GPU needs to load a data in order to compute a task and the memory is saturated, the scheduler has to evict a data from the GPU memory.

In this paper, we are focusing on optimizing the scheduler for data locality, hence we propose algorithms to **map tasks to processing units**, **order tasks on each processing unit** and **evict data** from the limited memory when needed.

In a previous study, we proved that the simpler problem of ordering tasks sharing input data to minimize data movement on a single processing unit was NP-complete [20], hence the more general problem studied in the present paper is also NP-complete.

Note that we concentrate here only on tasks' input data: in the case of linear algebra for instance, the output data of task is most often smaller than the input data and can be transferred concurrently with data input. Data output is then not the driving constraint for efficient execution, as our experiments show. Our model could however be extended to integrate large task outputs if needed.

232 **4. Existing runtime schedulers**

In this Section, we present various algorithmic solutions that already exist in the literature to solve the partitioning and scheduling problem presented above. Some of these methods are greedy (Section 4.1), some first solve the partitioning problem, and then schedule the tasks on each processing unit (Section 4.2), some use work stealing to deal with load balancing and locality (Section 4.3), and some uses priority as a main focus point (Section 4.4).

239 4.1. The baseline: EAGER

The EAGER scheduler is a greedy scheduler that lets processing units (PUs) pick up tasks on demand from a shared queue. The queue is filled with tasks as they get released by dependencies. Hence, tasks are processed in the order of their release. Like all other presented schedulers, it prefetches data of tasks to be computed soon.

245 4.2. Dynamic scheduler of STARPU: DMDAS

DMDA or "Deque Model Data Aware" (Algorithm 1) is a dynamic scheduling heuristic designed to schedule tasks on heterogeneous processing units in the STARPU runtime [21] (also called tmdp-pr). DMDA is based on the HEFT scheduler [22], which is already known to be an efficient scheduler. It computes for each processing unit PU_k the expected completion time $C(T_i, PU_k)$ of the first task T_i in the queue of ready tasks, based on a prediction of the time required to transfer the data to the processing unit (*comm*) and of the task computation time (*comp*):

$$C(T_i, PU_k) = \sum_{\substack{D_j \in \mathcal{D}(T_i) \\ D_j \notin mem(PU_k)}} comm(D_j, PU_k) + comp(T_i, PU_k)$$

Note that the data transfer time is counted only if the data is not already in the memory of the processing unit. The task is then assigned to the processing unit PU_k which minimizes $C(T_i, PU_k)$. Communication and computation times are predicted using a performance profile of the communication bus and processing
unit which is calibrated beforehand. Tasks are assigned to processing units with
this rule, one by one in the order of their release by the completion of their input
dependencies.

DMDAS is a variant of DMDA that sorts tasks in the queue by priority order (as provided by the application). It is the default state-of-the-art scheduler used by the Chameleon library [23]. DMDAS also includes an additional *Ready* strategy (Algorithm 2): tasks are reordered at runtime in order to favor tasks with the most input data already loaded into memory.

Algorithm 1 Deque Model Data Aware heuristic (DMDA)

1: $InMem \leftarrow \emptyset$

2: while not all ready tasks have been assigned do

- 3: $T_i \leftarrow pop(readyTasks)$
- 4: Compute $C(T_i, PU_k)$ using Eq. 4.2 for each PU_k
- 5: Assign T_i to PU_k with smallest $C(T_i, PU_k)$
- 6: **for** each $D_j \in \mathcal{D}(T_i)$ **do**
- 7: Request data prefetch for D_j in PU_k
- 8: Add D_i to *memory*(PU_k)

Algorithm 2 Ready reordering heuristic, called by PUs

Require: List L of assigned tasks

1: while $L \neq \emptyset$ do

- 2: Search first $T \in L$ requiring the lowest amount of data transfers
- 3: Wait for all data in $\mathcal{D}(T)$ to be in PU's memory
- 4: Start processing T

In contrast to EAGER, DMDAS is a more advanced policy in terms of scheduling. It provides optimized execution thanks to its *Ready* strategy coupled with the DMDA algorithm and task priorities.

261 4.3. A work stealing policy: LWS

Work stealing policies exist on several runtimes systems like XKaapi [24], or libraries like TBB [25]. Work stealing has proven to be efficient in situations where partitioning and reducing communication is critical. We present here Locality Work Stealing (or LWS), a scheduler that combines work stealing for load ²⁶⁶ balancing, and locality to minimize communication. LWS is similar to the HWS
²⁶⁷ scheduler introduced by Quintin et al. [26].

Each worker has a queue of tasks planned for future execution on the worker. 268 LWS can deal with locality in two ways. First, when a task is released, it is 269 queued on the worker that released it. Thus, a task and its descendants are all 270 scheduled on the same worker. In most cases, the descendants of a task share at 271 least one input data, so scheduling them on the same worker favors data reuse. 272 Secondly, when a worker becomes idle, it steals a set of tasks from neighboring 273 workers, starting from the end of their queue. There is a high chance that the 274 inputs of these tasks have not been prefetched yet. This encourages workers 275 to work on different input data. It thus favors distribution of different data to 276 different workers, which increases the locality within each worker's task queue. 277

278 4.4. A priority-based scheduler from the PaRSEC runtime: AP

DPLASMA [27] is a well-known implementation of dense linear algebra op-279 erations for heterogeneous architectures. It uses PaRSEC [5], a dynamic runtime 280 for architecture-aware scheduling of tasks. PaRSEC comes with different sched-281 ulers that all share two common aspects. First, they use the theoretical perfor-282 mance of CPUs and GPUs to balance the load assigned to each processing unit. 283 Second, they use the knowledge of the DAG [28] to evaluate the cost of a task 284 relative to its input, i.e. if multiple tasks use the same input data, the cost of a 285 task will only be its computation time (without counting the data loading time) 286 as its input data can be reused. Thus, multiple tasks that share input data have a 287 higher probability of being computed on the same processing unit. 288

In our experiments, we use the Absolute Priority scheduler (AP) because of 289 its affinities with priorities, an important feature for the applications we will be 290 using. With AP, all processing units share a task-waiting queue that is sorted by 291 priority, and each time a processing unit becomes available, it takes for execu-292 tion a task from the head of the waiting queue. We also evaluated the default 293 scheduler of PaRSEC: LFQ. We found that AP always gets slightly better per-294 formance on our applications. For this reason, we only show AP in the following 295 experiments. 296

297 5. Improving the DARTS scheduler

Here we present our re-designed DARTS scheduler. We highlight the new features, but also include the main components of DARTS from [7].

300 5.1. Intuition

The principle of DARTS is to consider data locality before task allocation. 301 The scheduling decision is based on the data already loaded into the memory of 302 the processing units and the data used by the ready tasks. An ordered list of tasks 303 is derived from it. The goal is to perform as many tasks as possible with the data 304 available in the processing unit. Strategies presented in the previous section were 305 favoring priority over locality: DMDAS and ParSEC AP sort tasks by priority, 306 favoring progress on the task graph critical path over data reuse. On the contrary, 307 DARTS can contradict priority when useful to favor data reuse. Trading priority 308 for more locality is interesting when (i) a large number of tasks are available 309 for computation at a given time, and (ii) computation of tasks from the critical 310 path is not urgent because many tasks must be computed before the critical path 311 becomes really critical. In such a case, there is enough parallelism available to 312 occupy all the processing units, and favoring data locality can thus bring more 313 benefits. DARTS aims to take advantage of this fact by considering as a primary 314 factor the data that would bring the most data reuse if loaded, and as a secondary 315 factor, in case of a tie between two data to be loaded, the one associated with the 316 highest priority task. 317

318 5.2. Task flow

In order to grasp DARTS strategy, we need to understand the flow of tasks 319 within the STARPU runtime as described in Figure 4. This figure uses the dis-320 tributed memory case with GPUs because it is the more complete case, but the 321 behavior is similar for shared memory with CPUs. The pink box represents 322 the common STARPU core, and the blue elements are the actions of the sched-323 uler. Tasks ready for execution are provided to DARTS through the readyTasks 324 queue. When a GPU_k is idling, it will pull the head of the *taskBuffer*_k queue 325 of tasks. If that is empty, it will pull tasks from $plannedTasks_k$. And if that is 326 empty, DARTS will be called to fill *plannedTasks*_k using tasks from *readyTasks*. 327 Note that tasks in *taskBuffer*_k are in the STARPU common core and their data are 328 being prefetched into the GPU memory. Thus, DARTS cannot access those tasks 329 anymore. However, tasks in *plannedTasks* $_k$ can still be removed by DARTS as 330 we will see in the eviction case (see section 5.4). 331

³³² 5.3. Strategy

The fundamental principle of DARTS is, when requested for tasks to put in *plannedTasks*_k for PU_k, to first look for the best new data to load, that is, a data that will maximize the work that can be performed on PU_k.



Figure 4: Flow of tasks in STARPU when using DARTS.

Our first improvement over the previous DARTS design comes from a complete re-design of the strategy of selection of the best data to load D_{opt} . We describe here the values required to select the optimal data D_{opt} (see Algorithm 3).

- $S_0(D)$: the set of tasks that depend only on D and some data already loaded in the memory of PU_k .
- $S_1(D)$: the set of tasks that depend only on *D*, some data already loaded in the memory of PU_k, and 1 additional data.
- $max_prio(D)$: the highest priority of a task in $S_0(D)$ if $|S_0(D)| > 0$, otherwise the highest priority of a task in $S_1(D)$.
- computation_time(D): the sum of the durations of the tasks in $S_0(D)$.
- $task_left(D)$: the sum of the durations of the tasks in *readyTasks* that use *D* as an input.
- $transfer_duration(D)$: time required to load D to PU_k.

Whenever some PU_k requests for some task to execute, we first look in the 349 dataNotInMem_k set (which initially contains all data) for the optimal data D_{opt} 350 that, if moved into the memory of PU_k , would minimize the ratio between the 351 time required to load D_{opt} on PU_k and the computation time of tasks that be-352 come "free", i.e., tasks that can be assigned and processed on PU_k without any 353 additional data movement. Considering the transfer duration favors direct com-354 munication between GPUs (using NVLinks), which is much faster than using 355 the PCIe bus. It is common for several data to have a similar ratio. This is es-356 pecially the case when there is no data to enable "free" tasks. As a result, all 357 data will have the same infinite ratio. To break ties, we first favor the data with 358 the largest number of tasks in $S_0(D)$. Then, we break remaining ties by choos-359 ing the data that enables the computation of the highest-priority task T with one 360 additional data load. In such a case, T depends on D_{opt} , on another data D not 361 in memory, and possibly other data already in memory. Lastly, if we still have 362 multiple candidate data for D_{opt} , we choose the data used by the task associated 363 with the most remaining work by looking at both $S_1(D)$ and $task_left(D)$. It is 364 preferable to load data that will be used by many subsequent tasks, even if it does 365 not bring locality immediately, as it has the potential to bring more opportunity 366 for data reuse for subsequent tasks. Once D_{opt} is found, all the corresponding 367 "free" tasks are assigned to *plannedTasks*_k. 368

The support of task graphs with dependencies requires supporting the dy-369 namic addition of tasks in *readyTasks* when their dependencies are resolved. 370 When such addition occurs, we dynamically update each *dataNotInMem_k*, to 371 include data used by this new ready task but which was not used by any other 372 ready task, and not loaded or planned for load on PU_k . The *dataNotInMem_k* sets 373 thus always contain exactly the set of data used by tasks that can be started (ei-374 ther in *readyTasks*, in some *plannedTasks*_k, or in some *taskBuffer*_k), which are 375 not yet loaded on PU_k . 376

Besides, for some newly-released ready tasks, we can bypass readyTasks and 377 directly push them to *plannedTasks*_k when they are already "free". Since we 378 know which tasks have been queued to each $taskBuffer_k$ and $plannedTasks_k$, we 379 know the next data loading operations performed on PU_k . When a new task 380 becomes ready, we can check if it will be free on PU_k , i.e., if it can be already be 381 processed by some PU_k without any additional data load (because its inputs are 382 already loaded or are waiting to be loaded). In such a case, we directly assign 383 the new ready task to the corresponding $plannedTasks_k$. If several PUs qualify, 384 we first consider the one with the fewest-queued tasks, to balance the load. 385

Algorithm 3 DARTS scheduler on PU_k						
	When PU_k requests a new task					
1:	if $plannedTasks_k = \emptyset$ then \triangleright We need to fill $plannedTasks_k$					
2:	for each data $D \in dataNotInMem_k$ do					
3:	Compute $S_0(D)$, $S_1(D)$, max_prio(D),					
4:	<i>computation_time(D), task_left(D)</i> and <i>transfer_duration(D)</i>					
5:	Compute $ratio = \frac{transfer_duration(D)}{computation_time(D)}$					
6:	Choose the data D_{opt} with the smallest <i>ratio</i> , tiebreak in this order with					
	$ S_0(D) $, max_prio(D), $ S_1(D) $ and task_left(D)					
7:	if $ S_0(D_{opt}) > 0$ then					
8:	Append $S_0(D_{opt})$ to <i>plannedTasks</i> _k					
9:	Remove D_{opt} from <i>dataNotInMem</i> _k					
10:	else if $ S_1(D_{opt}) > 0$ then					
11:	Choose task T with highest priority from $S_1(D_{opt})$					
12:	Append T to $plannedTasks_k$					
13:	Remove the inputs of T from dataNotInMem _k					
14:	else					
15:	Choose task T with highest priority from readyTasks					
16:	Append T to $plannedTasks_k$					
17:	Remove the inputs of T from $dataNotInMem_k$					
18:	8: Return head of <i>plannedTasks</i> _k					

386 5.4. Eviction policy

In order to perform under memory constraints, DARTS needs a custom evic-387 tion policy, that matches its strategy. The goal is to keep "free" tasks in taskBuffer 388 and *plannedTasks* so as not to contradict the task order. The eviction policy con-389 siders all data currently in memory, and first tries to evict data that is not useful 390 for any task in *taskBuffer*_k (as those tasks are close to being executed on PU_k), 391 and which is an input of few tasks in *plannedTasks*_k. If this is not possible, we 392 apply Belady's rule [29]: evict the input data whose next usage in *taskBuffer*_k is 393 the furthest in the future. 394

The improved version of DARTS that we propose also brings a novelty to this 395 eviction policy. We update *dataNotInMem_k* for each PU_k after an eviction. This 396 is essential for tasksets with dependencies, as the dataset must be dynamically 397 managed to reduce the computational complexity of finding D_{out} . If the evicted 398 data is not used by any task in *readyTasks*, we remove it from all *dataNotInMem_k*. 399 It will be added there again when a new ready task with this input becomes 400 available. Otherwise, if any task of *readyTasks* uses the evicted data, we add the 401 data to *dataNotInMem_k* for each PU_k that does not hold it in memory (and is not 402 scheduled to load it). This keeps *dataNotInMem_k* up to date with the data that is 403 currently required by ready tasks. 404

6. Experimental settings

We detail below the experimental settings used to evaluate the schedulers discussed above. All schedulers were implemented in the StarPU runtime systems. The code of the schedulers and the applications is available online for reproducibility purpose ¹.

410 6.1. Applications

All strategies mentioned above have been implemented in the STARPU runtime system [6], and evaluated both in distributed and shared memory. All schedulers use the LRU (Least Recently Used) eviction policy except for DARTS. The schedulers have been tested on two linear algebra applications: the Cholesky factorization ($A = L \times L^T$) and the LU factorization ($A = L \times U$) without pivoting.

⁴¹⁶ Cholesky and LU are composed of tiled matrix multiplications (GEMM, re-⁴¹⁷ quiring 3 input data), symmetric rank-k update for Cholesky only (SYRK, re-⁴¹⁸ quiring 3 input data), triangular matrix equation (TRSM, requiring 2 input data),

¹https://gitlab.inria.fr/starpu/locality-aware-scheduling/-/tree/JPDC_reproducibility

and Cholesky decomposition (POTRF, requiring 1 input data) or LU decompo-419 sition (GETRF, requiring 1 input data). When the scheduler requires task pri-420 orities (which is the case for DMDAS, LWS and DARTS), they are computed 421 as the bottom-level of the task in the task graph, which is the minimum time 422 needed from the start of the task to the completion of the whole graph, assuming 423 unbounded resources [30]. The PaRSEC AP scheduler uses its own set of pri-424 orities (although we noticed no difference when using bottom-level priorities). 425 Although we are running tests on Cholesky and LU factorizations, we made sure 426 that our new DARTS performs as well as the previous version on the applications 427 from our previous study. 428

We measure the obtained performance as the throughput of elementary com-429 putational operations performed per time unit (in GFlop/s), as well as the total 430 volume of data transferred either between CPU and GPUs and between GPUs 431 themselves in the case of distributed memory with GPUs, or between CPU and 432 disk in the case of shared memory. When measuring the throughput, the cost of 433 computing the schedule is considered. Each point in the following plots is the 434 average of the performance obtained over 10 iterations. For most of the results, 435 the standard deviation is less than 2%, thus we do not show error bars in the 436 following graphs. 437

Although they are separate implementations for flexibility, our applications are identical to those of the Chameleon linear algebra library [31]. In the case of the PaRSEC AP scheduler, we use the DPLASMA implementation of the Cholesky decomposition. We made sure that both the STARPU implementation and the DPLASMA implementation of the Cholesky factorization use the same BLAS kernels with the same tile size.

444 6.2. Machines

We ran experiments using cuBLAS 11 single precision GPU kernels. Table 1 445 details the processing units used. We used three different generations of GPUs: 446 Nvidia P100, V100, and A100. Since they were manufactured at very different 447 times, we observe a gradual increase of their memory size, going from 16 GB 448 per GPU to 40 GB. Similarly, NVLinks have various bandwidths, from single 449 10GB/s NVLinks for the P100 to single and dual 24 and 48GB/s NVLinks for 450 the V100 and A100. The A100 has single 24GB/s NVLinks, but compensates 451 with better PCIe bandwidth. The PCIe bus connects the GPU to the NUMA 452 node, which contains the CPU and therefore access to main memory. While the 453 V100 has the same PCIe bus bandwidth as the A100, it only has 2 buses for 4 454 GPUs, which creates possible contention. The A100 has as many buses as there 455 are GPUs, so the full 12GB/s bandwidth is always available. 456

Figure 5 shows the topology of the node containing the V100 GPUs. We can 457 see that the PCIe buses connecting the GPUs to the NUMA node have a band-458 width of 12GB/s for the connection to the first switch, and then 22GB/s for the 459 link connecting directly to the NUMA node. This last link should theoretically 460 have a bandwidth of 24 GB/s because it is connected to two 12 GB/s links, but 461 the values we report in this figure and in Table 1 are the measured performance 462 on the actual node and not the values reported by the vendor, which explains 463 this anomaly. We can see that the bandwidth connecting the interconnect to the 464 RAM is much higher, which makes the PCIe buses the main contention point. 465 The PCIe buses are also the main bottleneck for the P100 and A100 nodes. 466

Table 1 also details the number of cores of each machine and their associated peak performance on the GEMM task. The shared memory settings of the CPU is detailed below in Section 7.3. We optimized the size of tiles used in the linear algebra computations to reach best peak performance for each architecture: we use tiles of size 2880 on the V100 and A100 GPUs, and a smaller size of 1920 on the P100.

	Nvidia P100	Nvidia V100	Nvidia A100	Intel Xeon E5-2620
Manufacturing year	2018	2019	2021	2012
Memory (GB)	16	32	40	32
NVLinks (GB/s)	10	24 or 48	24	/
PCIe Bus Bandwidth (GB/s)	13	12 (with contention)	12	/
Number of cores	3584	5120	6912	6×2 CPUs
Maximum GFlop/s on GEMM	6 700	14 000	18 000	15

Table 1: Specifications of processing units used in the experimental evaluation.



Figure 5: Topology of the node hosting the Nvidia V100 GPUs. The numbered processing units are V100 GPUs. The green lines are NVLinks, the black ones are PCIe busses. The bandwidths shown were measured on the actual node used for our experiments.

473 7. Experimental evaluation

We present below the experimental evaluation conducted to compare the strategies presented above. We first detail results of the Cholesky factorization on a single V100 GPU. Then, we present results using three different types of GPUs: V100, A100, and P100, with and without memory constraint. Next, we discuss the results of LU decomposition on four GPUs, followed by the complete results with the three different GPUs. Finally, we discuss the results of the CPU experiments.

481 7.1. Cholesky factorization with GPUs

We present here a series of evaluations performed on GPUs using the Cholesky factorization.

484 7.1.1. Overview

Figure 6 shows the results obtained by the various algorithms using one V100 GPU. Through calibration, STARPU creates history-based performance models for each kernel. STARPU also records which tasks are needed to compute an



(a) Performance. The black dotted line corresponds to the theoretical upper bound on performance computed by STARPU.



(b) Amount of data transfers from the CPU to the GPUs. The solid black line corresponds to the lower bound of communications as proven by [32]. The solid gray line is calculated from the amount of data to be transferred and the bandwidth of the PCIe bus, so it corresponds to the amount of data transfers that can theoretically be overlapped with computations.

Figure 6: Results on the Cholesky factorization with 1 Tesla V100 GPU. We vary the size of the working set on the x-axis by increasing the number of blocks of the tiled Cholesky factorization. For reference, the first point corresponds to a 15×15 matrix, while the last point corresponds to a 90×90 matrix. The green dotted line corresponds to the memory size of the V100 GPU.



Figure 7: Representation of the tiles computed by a triangle block in an iteration of the communication optimal algorithm from [32]. R is a set of TRSM results that have already been computed. Triangle block(R) is the corresponding set of tasks to be processed to minimize IOs. Figure derived from figures in [32].

application. Using the kernel's performance model on the various available pro-488 cessing units and the application's task set, it computes through linear program-489 ming a theoretical lower bound on the execution time where dependencies are 490 disregarded [33]. This bound is thus not always achievable but provides an in-491 teresting asymptotic goal: we try to make the execution as parallel as possible 492 to get close to the bound. We plot on Figure 6a the theoretical upper bound on 493 performance simply derived from the theoretical lower bound on the execution 494 time. 495

The hard memory limit is marked with a green dotted line. We can also see on Figure 6b, with the solid gray line, the PCIe bus limit: a strategy exceeding this amount necessarily requires more time for the data transfers than the optimal time for computation. Figure 6b also depicts, with a solid black line, the lower bound on the communication volume required by the Cholesky factorization of an $N \times N$ symmetric matrix, as proven by Beaumont et al. [32].

⁵⁰² 7.1.2. Optimal data access pattern

The authors of [32] prove (i) that it is not possible to have fewer IOs than the previous lower bound, and (ii) that there exists a sequential algorithm that matches such a result.

Figure 7 is an example of how the optimal schedule processes tasks on a given processing unit. The intuition is to partition the results of the TRSM tasks across multiple processing units and then compute as many SYRK and GEMM tasks as possible with such results. In Figure 7, we see on the left side, in blue, the results of TRSM operations that have already been computed on this processing unit. A node that has such results loaded into memory can compute the tiles

in green (which are SYRKs or GEMMs) with a minimal amount of IOs. The 512 communication-optimal algorithm would compute such triangle blocks associ-513 ated with TRSM results already loaded on the GPU. Each GPU would compute 514 tiles associated with different TRSM results, thus not replicating the data. Fi-515 nally, such triangle blocks must be computed over multiple iterations. A sched-516 uler that demonstrates a data access pattern in a triangular block that effectively 517 reuses TRSM results across multiple iterations has the potential to significantly 518 reduce IOs. 519

⁵²⁰ 7.1.3. Single GPU case

From Figure 6a, we can see that all schedulers except DARTS greatly suffer 521 from the limited memory of the GPU, as their performance plummets once the 522 memory becomes a constraint (symbolized by the green line). With only one 523 GPU, EAGER and LWS process tasks in their submission order. For EAGER, 524 this results in poor progress on the critical path, which explains the lower per-525 formance. LWS has a large number of data loads, as shown in Figure 6b. LWS 526 suffers from a pathological case of the LRU eviction policy. It loads as much 527 data as possible into the GPU's memory and processes tasks of the Cholesky 528 factorization one row of the matrix after the other. When the memory is full, it 529 evicts the least recently used data. For a large matrix, the evicted data will still 530 be used by subsequent tasks. This results in almost no data reuse, which leads to 531 a lot of data transfers, creating a performance bottleneck. 532

DMDAS has more sustained performance on the 60 GB point but is far from 533 the asymptotic goal on larger working set sizes. DMDAS does not reassign 534 tasks according to the new data loaded on the GPU because it does not have 535 a global view of the set of data and tasks, and thus cannot strike a balance be-536 tween prefetching and eviction. The visualization of Figure 8 helps in under-537 standing these results. This corresponds to a similar situation from the last point 538 of Figure 6a. Looking at the shading and color order, we can see that DMDAS 539 processes tasks along anti-diagonals (because of task priorities). As an example, 540 we can focus on the 1000 blue tasks. The first tasks to be processed are on the 541 first upper left anti diagonal of iteration 1, then on iterations 2, 3, and 4. Then the 542 tasks from the second blue diagonal of iteration 1 are computed, then those of it-543 eration 2, 3 and 4. The tasks from the first anti diagonals have data affinity across 544 the different iterations. However, the affinity on the rows and columns within an 545 iteration can only be exploited if the memory can hold all the data needed for 546 the first anti diagonals of each iteration. In a very memory-constrained case, 547 after computing the first anti diagonal of each iteration, the GPU's memory is 548 full. Thus, when the second blue anti diagonal is computed, all possible data that 549



Figure 8: DMDAS's ordering on iterations 1 to 4 of the Cholesky factorization with 1 Tesla V100 GPU, with N = 40. Each task is depicted by a colored squared at its position in the matrix being factorized. The first 1000 processed tasks are in red, the next 1000 in green, then blue, yellow, magenta, cyan and orange. The shading within each color represents the processing order. The black area represents the amount of tiles that can be loaded in memory. The GPU's memory is limited to 2 GB for the visualization in order to mimic a very memory-constrained situation similar to the last point of Figure 6a (but with reduced matrix size).



Figure 9: DARTS's ordering on iterations 1 to 4 of the Cholesky factorization with 1 Tesla V100 GPU, with N = 40. Same settings and visualization choices as Figure 8.

could have been reused has been evicted, resulting in multiple loads of the same
 rows or columns. This results in more data being transferred, as it can be seen in
 the Figure 6b. ParSEC AP schedules tasks similarly to DMDAS, as it uses the
 expected completion time of tasks and sorts them by priority.

DARTS maintains good performance with an increasing working set. DARTS 554 also processes tasks in a diagonal while it can fit in memory (tasks in red on 555 Figure 9) but then switches to what we call *DARTS triangle blocks*. We can 556 notice such triangle blocks on the blue and magenta tasks (a triangle on the 557 main diagonal preceded by a square of tasks of the same color on the first few 558 columns). Note that DARTS triangle blocks are different from the optimal tri-559 angle blocks presented earlier because they do not necessarily group tasks from 560 different zones, thus not forming a complete triangle. However, they have the 561 benefit of reusing TRSM results to compute a maximum amount of tasks. Those 562 triangles and the associated squares exactly fit in memory, share a lot of common 563 data and are replicated over multiple iterations (up to k = 8) in order to progress 564 on the critical path, while maximizing data reuse. DARTS forms these triangles 565 because it can contradict priority with locality, as explained in Section 5.1. There 566



Figure 10: Performance with a single GPU on the Cholesky factorization. Each subfigure is a different experiment with a different GPU. The x-axis shows the working set size compared to the total memory of the GPU (e.g., 5/16GB denotes an experiment with a working set size of 5GB using a 16GB on-device memory). The solid vertical lines separate the experiments with different GPUs. The first half of each subfigure is a scenario where the working set size is smaller than the GPU memory. The second half is a memory-constrained situation. The black dotted line represents the theoretical upper bound on performance.

is enough parallelism to feed all the workers without having to progress on the 567 critical path. Thus, DARTS focuses on data reuse with its strategy instead of task 568 priority, which creates these triangle blocks on the visualization. As explained 569 earlier, accessing data with such a pattern allows to reduce communications with 570 the RAM as shown in Figure 6b: DARTS has the lowest amount of data trans-571 fers and is the only strategy under the bus limit. It means that theoretically, all 572 transfers can be overlapped by a computation, which explains DARTS good per-573 formance. 574

7.1.4. Results with different types of GPU 575

Figure 10 illustrates the performance of the different schedulers across dif-576 ferent GPUs (P100, V100, and A100) and memory constraints. The experiments 577 with P100 GPUs do not show ParSEC AP results: The P100 is a relatively slow 578 GPU compared to its associated CPUs on the node, so ParSEC AP used CPUs 579 in addition to GPUs for this experiment. Since we could not disable the CPUs, it 580 was not a homogeneous configuration, so we could not compare the results. 581

Figure 10 illustrates that, for experiments where the full workload fits in 582 24



Figure 11: Performance with four GPUs on the Cholesky factorization. Same settings as Figure 10 excepts the memory size now considers the cumulated memory of all GPUs.

memory, the majority of schedulers yield comparable outcomes. This is to be ex-583 pected, since even the order in which tasks are submitted can lead to near-optimal 584 performance as long as transfers are overlapped with computation, which is the 585 case for all strategies here. For experiments with a working set size that exceeds 586 the GPU memory, DARTS is proven to be the best strategy because it can reduce 587 data transfers, similar to Figure 6b. However, on the A100 GPU, ParSEC AP 588 and DARTS are almost equivalent, even after the memory constraint. This is due 589 to two differences from the other compute nodes. First, the A100 GPU has more 590 memory than the other GPUs. Second, the compute node containing the A100 591 has as many PCI buses as there are GPUs. As a result, there is no contention on 592 the buses to transfer data between the CPU and the GPUs, unlike on the compute 593 node containing the V100 GPUs. (see Table 1). With these two improvements 594 compared to the V100s, the benefit of data locality is reduced because transfers 595 can be done quickly and the GPU's memory can hold more data, leaving less 596 opportunity for situations like the pathological case LWS suffered in Figure 6b. 597 However, on the V100, with less memory and more contention, DARTS is better 598 than ParSEC AP. 599

600 7.1.5. Results with multiple GPUs

Figure 11 illustrates the performance with four GPUs, while Figure 12 is the same experiment but shows the amount of data transfers. In Figure 12, we con-



Figure 12: Amount of data transfers from CPU to the four GPUs and between GPUs on the Cholesky factorization for the experiments of Figure 11.

sider the transfers from CPUs to GPUs, as well as the transfers between GPUs
via NVLinks. The memory size now refers to the cumulative memory of the four
GPUs. The results cannot be displayed on the P100 GPUs because we did not
have access to a machine with more than 2 P100 GPUs.

The performance gap between DARTS and the other strategies is more pro-607 nounced with four GPUs than with a single GPU configuration. This is partic-608 ularly clear when compared to ParSEC AP and EAGER. With multiple GPUs, 609 some data must be replicated to different GPU memories, which greatly increases 610 the total amount of data transfers, but it is necessary to increase parallelization. 611 Normally this is not a problem, but with a memory constraint this replication 612 greatly reduces performance because each GPU will suffer the same performance 613 loss as seen with a single GPU. We can see that the amount of transfers on Fig-614 ure 12 is very important for the other strategies compared to DARTS. 615

For small matrices that fit in the cumulative GPU memory, we see in Fig-616 ure 11 that LWS achieves the best performance for both V100s and A100s by a 617 small margin, but still notable for such small workloads. By stealing work from 618 neighboring GPUs, LWS is able to greatly increase transfers using NVLinks, 619 which are much faster than transfers using CPU memory. With four GPUs, 620 the opportunity for such transfers is much more important, which explains this 621 performance. This explains why in Figure 12, even with more transfers than 622 DARTS, LWS achieves slightly better throughput on the experiments where the 623



(a) Task processed by GPU 1.

(b) Task processed by GPU 2.

Figure 13: Same settings and visualization choices as Figure 8.

dataset fits in GPU memory. On both V100s and A100s, for larger matrices, LWS and EAGER have much more data transfers and thus much lower throughput. They do not take memory constraints into account and therefore do not favor data reuse. Similarly for ParSEC AP and DMDAS, the low throughput on the V100s and A100s experiment is associated with high transfer rates on Figure 12, as in the case of the single GPU experiment. Whenever memory is limited, DARTS consistently achieves the best performance.

Figure 13 represents the task order with two V100 (for clarity) using DARTS 631 on the first iteration of the outer-loop of the Cholesky algorithm. We can still 632 find those *triangle blocks* that allows us to reduce data transfers, as can be seen 633 on Figure 12. Moreover, there is a good distribution of the data load on the 634 2 GPUs. When choosing the data to load D_{opt} , DARTS uses a ratio between 635 transfer time and computation time of task using D_{opt} . This favors the selection of 636 a data associated with as many unprocessed tasks as possible. Thus two distinct 637 processing units have a low probability to select the same data as the total work 638 associated with a data is reduced after some of its task is scheduled on another 639 processing unit. This encourages GPUs to work on different datasets, further 640 reducing the total amount of data to load by minimizing the replication of data 641 on multiple GPUs. The sustained performance of DARTS with both one and four 642 GPUs shows that it is generic enough to adapt to different numbers of processing 643 units. 644

645 7.2. LU factorization with GPUs

We discuss here the results obtained on the LU factorization. Figures 14 depicts the performance and amount of data transfers on the LU factorization with four GPUs. It should be noted that we do not present results for PaRSEC AP as the DPLASMA implementation of LU does not make use of the cuSolver library to compute GETRF kernels of the LU factorization: ParSEC AP uses a much slower version of this kernel, and thus a fair comparison with other schedulers



(a) Performance. The black dotted line corresponds to the theoretical upper bound on performance computed by STARPU.



(b) Amount of data transfers. The solid black line corresponds to the lower bound of communications as proven by [34]. The solid gray line is derived from the bandwidth of the PCIe bus and the working set size and represents the theoretical maximum amount of data transfers that can be overlapped with computations.

Figure 14: Results on the LU factorization with four Tesla V100 GPUs. We vary the size of the working set on the x-axis by increasing the number of blocks of the tiled LU factorization. For reference, the first point corresponds to a 12×12 matrix, while the last point corresponds to a 72×72 matrix. The green dotted line corresponds to the cumulated memory of the V100 GPUs.

is not possible. The EAGER scheduler processes tasks in their submission or-652 der, while LWS sorts them by priorities. In both case, a tile loaded for a given 653 computation cannot be reused on consecutive tasks when memory is limited. 654 Consequently, these two schedulers end up with at least three times more data 655 transfers than DARTS (see Figure 14b) once the memory becomes a constraint 656 (after the green vertical line). DMDAS suffers from the same issue as with the 657 Cholesky factorization: it is unable to balance prefetch and evictions, which re-658 sults in a considerable amount of data transfers. DARTS exhibits more sustained 659 performance: as is the Cholesky case, it is able to reduce data transfers by dis-660 tributing the data on multiple GPUs and reusing data for consecutive tasks. This 661 reaches 85% of the peak achievable performance, even with working sets twice 662 as large as the cumulated GPU memory. 663

The LU and Cholesky factorizations are very closely related computations: 664 LU can be considered a "double Cholesky". Because of the symmetry of the 665 matrix in the case of Cholesky, LU requires twice as much data as Cholesky, but 666 also includes twice as many computational tasks. Hence, both applications have 667 the same communication-to-computation ratio. Similar data reuse patterns can 668 be found for Cholesky and LU: building square blocks of GEMMs increases data 669 reuse. For Cholesky, however, one must exploit the symmetry of the matrix to 670 increase data reuse, which results in more complicated patterns. Such a solution 671 is much harder to create with a dynamic scheduler. Given that DARTS is able 672 to produce good data locality patterns on Cholesky, it is not surprising that it is 673 able to reduce even more data transfers with LU. Figure 14b plots the minimum 674 amount of IO required by LU factorization, as computed by Olivry et al. [34, 675 Table 2], and we see that DARTS can get close to the minimum amount of IOs: 676 DARTS has 4.8 times more data transfers than the lower bound and has 2.4 times 677 less transfers than the PCIe bus limit. As a result, it is able to completely overlap 678 communications with computations, resulting in near-optimal performance with 679 one or multiple GPUs. This explains why the performance difference with other 680 schedulers is more significant in the LU case than in the Cholesky case. 681

Figures 15a and 15b illustrate the outcome of the experiment with the differ-682 ent GPUs. As previously observed, when the working set is smaller than the cu-683 mulated memory of GPUs, DARTS yields comparable results to the other sched-684 ulers. This is a satisfactory result, as it demonstrates that DARTS, despite its 685 initial design to address memory-limited scenarios, is capable of achieving com-686 parable performance to state-of-the-art solutions in more traditional cases. When 687 the application dataset is significantly larger than the cumulated GPU memory, 688 DARTS largely outperforms other schedulers. Again, compared to the results on 689





(b) Performance with four GPUs on the LU factorization.

Figure 15: Performance achieved with one or several GPUs on the LU factorization. X/YGB considers a scenario with a working set of size X GB for a (cumulative) GPU memory of Y GB. For each hardware setting, the left part presents a situation where the working set size is smaller than the GPU memory. The second half is a memory-constrained situation. The black dotted black represents the theoretical upper bound on performance.



Figure 16: Results of the LU factorization with two Intel Xeon E5-2620 6-cores CPUs. Shared memory of 32 GB.

⁶⁹⁰ Cholesky, we observe that the difference between DARTS and the other sched-⁶⁹¹ ulers is more significant.

692 7.3. LU factorization on a multi-core CPU

Our scheduler is able to consider any memory-limited system, and STARPU 693 manages disk-CPU transfers as well as CPU-GPU transfers, which enables us 694 to perform the experiments on CPUs. Figure 16 reports experiments on two In-695 tel Xeon E5-2620 6 cores CPUs, with 32 GB of shared memory, and disks that 696 sustain an approximately 94 MB/s bandwidth. Each core may need to transfer 697 data from disk at the same time, placing a high demand on a limited bandwidth. 698 On may argue that this particular CPU is slower and carries a smaller mem-699 ory than most standard CPUs. However, its 32 GB and 12-core configuration 700 provides 2.6 GB of memory per core, which is a reasonable allocation in com-701 parison to contemporary CPUs that offer more memory but also a greater num-702 ber of cores. Hence, it allows us to run experiments of reasonable durations on 703 a hardware setting with realistic memory-per-CPU ratio. The DARTS strategy, 704 which is specifically designed to reduce data transfers, is used in this architecture 705 to demonstrate that near-optimal performance can be achieved with a relatively 706 modest memory size in comparison to the data input. The application scenario 707 is the LU factorization and we use tiles of size 2880. 708

In this shared-memory setting, DARTS behaves in a similar way as it does with one GPU: it uses a single *plannedTasks* queue as well as a single *taskBuffer*. On both experiments, when the whole dataset fits in memory, DARTS has comparable performance with DMDAS and LWS. For datasets larger than the available shared memory, DARTS is the only strategy able to obtain close-to-optimal
performance, whereas all other schedulers suffer from a large performance drop.
In terms of data transfers shown in Figure 16b, DARTS is able to stay close to
the disk bandwidth limit, symbolized by the gray curve. Thus, DARTS has time
to overlap most communications with computations, explaining its good results.

718 7.4. Summary of the experimental evaluation

The results demonstrated that when the cumulated memory of the processing 719 units is larger than the size of the application's input data, DARTS exhibited 720 similar performance to those of state-of-the-art runtime schedulers. Further-721 more, when the memory is too scarce too load all input data simultaneously, 722 existing schedulers experience large performance drops, while DARTS is able 723 to sustain close-to-peak performance, by scheduling tasks sharing data on the 724 same resource and reusing loaded data for successive tasks. This behaviour 725 has been acknowledged on both Cholesky and LU factorization, which involved 726 complex computation dependencies, on various GPUs and CPU settings. The 727 results demonstrate that DARTS is a generic scheduler that can be used in a di-728 verse range of applications, memory configurations, and architectures. When the 729 memory is the primary limiting factor, DARTS is capable of achieving near-peak 730 performance. 731

732 8. Conclusion

In this paper, we have focused on the problem of scheduling tasks in run-733 time systems to handle very large datasets that do not fit into the memory of the 734 processing units. We have largely improved a scheduler for the STARPU run-735 time system, named DARTS, to cope with task graphs. Our scheduler is mainly 736 focused on data locality but also takes task priorities into account. We have per-737 form experiments with two classical linear algebra operations: Cholesky and LU 738 factorizations. Thanks to its modularity, DARTS reaches very good performance 739 in a large variety of situations, from multicore CPU with shared memory to mul-740 tiple GPUs with distributed memory. Among available competitors, DARTS in 741 the only scheduler to reach good performance in memory constrained scenar-742 ios, and it also ranks among the best ones in all settings. Future works include 743 taking advantage of the modularity of DARTS to design hierarchical schedulers 744 for large distributed platforms, and to combine it with other schedulers (such as 745 work stealing) to benefit from all their features, as (locality-aware) work steal-746 ing is efficient to balance load among distributed nodes, while DARTS allows to 747 cope with limited memories. 748

749 Acknowledgments

This work was supported by the SOLHARIS project (ANR-19-CE46-0009) which is operated by the French National Research Agency (ANR).

Experiments presented in this paper were carried out using the Grid'5000 testbed, supported by a scientific interest group hosted by Inria and including CNRS, RENATER and several Universities as well as other organizations (see https://www.grid5000.fr).

We thank Lionel Eyraud-Dubois for his help in designing Figure 7 similar to his work in [32] and for his insightful feedback.

758 **References**

- [1] N. R. Council, et al., Getting up to speed: The future of supercomputing, National Academies Press, 2005.
- [2] Q. Cheng, M. Glick, K. Bergman, Chapter 20 Optical interconnection networks for
 high-performance systems, in: A. E. Willner (Ed.), Optical Fiber Telecommunications VII,
 Academic Press, 2020. doi:https://doi.org/10.1016/B978-0-12-816502-7.00020-8.
- 764 URL https://www.sciencedirect.com/science/article/pii/
 765 B9780128165027000208
- [3] E. Agullo, A. Guermouche, J.-Y. L'Excellent, A parallel out-of-core multifrontal method:
 Storage of factors on disk and analysis of models for an out-of-core active memory, Parallel
 Computing 34 (6) (2008) 296–317. doi:https://doi.org/10.1016/j.parco.2008.03.007.
- 769 URL https://www.sciencedirect.com/science/article/pii/ 770 S0167819108000495
- [4] J. Bueno, J. Planas, A. Duran, R. M. Badia, X. Martorell, E. Ayguade, J. Labarta, Productive programming of GPU clusters with OmpSs, in: International Parallel and Distributed Processing Symposium, 2012.
- [5] G. Bosilca, A. Bouteiller, A. Danalis, M. Faverge, T. Hérault, J. Dongarra, PaRSEC: A
 programming paradigm exploiting heterogeneity for enhancing scalability, Computing in
 Science and Engineering 15 (6) (2013).
- [6] C. Augonnet, S. Thibault, R. Namyst, P.-A. Wacrenier, StarPU: A Unified Platform for Task
 Scheduling on Heterogeneous Multicore Architectures, Concurrency and Computation:
 Practice and Experience, Special Issue: Euro-Par 2009 23 (2011). doi:10.1002/cpe.1631.
- [7] M. Gonthier, L. Marchal, S. Thibault, Memory-Aware Scheduling of Tasks Sharing Data on Multiple GPUs with Dynamic Runtime Systems, in: IPDPS 2022 - 36th IEEE International Parallel and Distributed Processing Symposium, IEEE, Lyon, France, 2022, pp. 1–11.
 URL https://hal.inria.fr/hal-03552243
- [8] P. J. Denning, The working set model for program behavior, Communications of the ACM
 11 (5) (1968) 323–333.
- [9] S. Toledo, A survey of out-of-core algorithms in numerical linear algebra, in: External
 Memory Algorithms and Visualization, American Mathematical Society Press, 1999, pp.
 161–180.

- [10] J. Demmel, M. Hoemmen, M. Mohiyuddin, K. Yelick, Avoiding communication in sparse
 matrix computations, in: IEEE International Symposium on Parallel and Distributed Processing, 2008. doi:10.1109/IPDPS.2008.4536305.
- [11] L. Marchal, S. McCauley, B. Simon, F. Vivien, Minimizing I/Os in Out-of-Core Task Tree Scheduling, International Journal of Foundations of Computer Science 34 (01) (2023) 51–80. arXiv:https://doi.org/10.1142/S0129054122500186, doi:10.1142/S0129054122500186.
- 796 URL https://doi.org/10.1142/S0129054122500186
- [12] J. V. Ferreira Lima, T. Gautier, V. Danjean, B. Raffin, N. Maillard, Design and analysis of
 scheduling strategies for multi-CPU and multi-GPU architectures, Parallel Computing 44
 (2015) 37–52.
- [13] U. A. Acar, G. E. Blelloch, R. D. Blumofe, The data locality of work stealing, Theory
 Comput. Syst. 35 (3) (2002) 321–347.
- [14] M. Bauer, S. Treichler, E. Slaughter, A. Aiken, Legion: Expressing locality and in dependence with logical regions, in: SC '12: Proceedings of the International Con ference on High Performance Computing, Networking, Storage and Analysis, 2012.
 doi:10.1109/SC.2012.71.
- [15] G. Bosilca, A. Bouteiller, A. Danalis, T. Herault, P. Lemarinier, J. Dongarra, Dague:
 A generic distributed dag engine for high performance computing, Parallel Computing 38 (1), extensions for Next-Generation Parallel Programming Models (2012).
 doi:10.1016/j.parco.2011.10.003.
- [16] M. Cosnard, M. Loi, Automatic task graph generation techniques, in: Proceedings of the
 Twenty-Eighth Annual Hawaii International Conference on System Sciences, Vol. 2, 1995.
 doi:10.1109/HICSS.1995.375471.
- [17] H. Lee, W. Ruys, I. Henriksen, A. Peters, Y. Yan, S. Stephens, B. You, H. Fingler,
 M. Burtscher, M. Gligoric, et al., Parla: A python orchestration system for heterogeneous
 architectures, in: SC '22: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, 2022.
- URL https://userweb.cs.txstate.edu/~burtscher/papers/sc22.pdf
- [18] B. Peccerillo, S. Bartolini, Phast a portable high-level modern c++ programming library
 for gpus and multi-cores, IEEE Transactions on Parallel and Distributed Systems 30 (1)
 (2019) 174–189.
- [19] P. Thoman, P. Salzmann, B. Cosenza, T. Fahringer, Celerity: High-level c++ for accelerator
 clusters, in: R. Yahyapour (Ed.), Euro-Par 2019: Parallel Processing, Springer International
 Publishing, Cham, 2019, pp. 291–303.
- M. Gonthier, L. Marchal, S. Thibault, Locality-Aware Scheduling of Independent Tasks
 for Runtime Systems, in: COLOC 5th workshop on data locality 27th International
 European Conference on Parallel and Distributed Computing, Lisbon, Portugal, 2021, pp.
 1–12.
- [21] C. Augonnet, J. Clet-Ortega, S. Thibault, R. Namyst, Data-Aware Task Scheduling on
 Multi-Accelerator based Platforms, in: Int. Conf. on Parallel and Distributed Systems,
 2010.
- [22] H. Topcuoglu, S. Hariri, M.-Y. Wu, Task scheduling algorithms for heterogeneous processors, in: Proceedings. Eighth Heterogeneous Computing Workshop (HCW'99), 1999.
 doi:10.1109/HCW.1999.765092.
- [23] E. Agullo, O. Aumage, M. Faverge, N. Furmento, F. Pruvost, M. Sergent, S. P.

- Thibault, Achieving high performance on supercomputers with a sequential task-based programming model, IEEE Transactions on Parallel and Distributed Systems (2017). doi:10.1109/TPDS.2017.2766064.
- [24] T. Gautier, J. V. Ferreira Lima, N. Maillard, B. Raffin, Locality-Aware Work Stealing on
 Multi-CPU and Multi-GPU Architectures, in: 6th Workshop on Programmability Issues for
 Heterogeneous Multicores (MULTIPROG), Berlin, Germany, 2013.
- URL https://inria.hal.science/hal-00780890
- [25] A. Robison, M. Voss, A. Kukanov, Optimization via reflection on work stealing in tbb,
 in: 2008 IEEE International Symposium on Parallel and Distributed Processing, 2008.
 doi:10.1109/IPDPS.2008.4536188.
- [26] J.-N. Quintin, F. Wagner, Hierarchical work-stealing, in: Euro-Par 2010 Parallel Process ing, 2010, pp. 217–229.
- G. Bosilca, A. Bouteiller, A. Danalis, M. Faverge, A. Haidar, T. Herault, J. Kurzak, J. Langou, P. Lemariner, H. Ltaeif, P. Luszczek, A. YarKhan, J. Dongarra, Flexible development
 of dense linear algebra algorithms on massively parallel architectures with DPLASMA,
 in: International Symposium on Parallel and Distributed Processing Workshops and Phd
 Forum, 2011.
- [28] S. Moustafa, M. Faverge, L. Plagne, P. Ramet, 3D cartesian transport sweep for massively
 parallel architectures with PARSEC, in: IEEE International Parallel and Distributed Processing Symposium, 2015, pp. 581–590.
- [29] L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal 5 (2) (1966).
- [30] C. Alias, S. Thibault, L. Gonnord, A Compiler Algorithm to Guide Runtime Scheduling,
 Research Report RR-9315, INRIA Grenoble ; INRIA Bordeaux Sud-Ouest (Dec. 2019).
 URL https://hal.inria.fr/hal-02421327
- [31] E. Agullo, C. Augonnet, J. Dongarra, H. Ltaief, R. Namyst, S. Thibault, S. Tomov, Faster,
 Cheaper, Better a Hybridization Methodology to Develop Linear Algebra Software for
 GPUs, in: GPU Computing Gems, Vol. 2, Morgan Kaufmann, 2010.
- 863 URL https://hal.inria.fr/inria-00547847
- [32] O. Beaumont, L. Eyraud-Dubois, M. Vérité, J. Langou, I/O-Optimal Algorithms for Symmetric Linear Algebra Kernels, in: ACM Symposium on Parallelism in Algorithms and Architectures, 2022.
- 867 URL https://hal.inria.fr/hal-03580531
- 868 [33] Theoretical Lower Bound On Execution Time, https://files. 869 inria.fr/starpu/doc/html/OfflinePerformanceTools.html#
- 870 TheoreticalLowerBoundOnExecutionTime, accessed: 2024-06-27.
- 871 [34] A. Olivry, J. Langou, L.-N. Pouchet, P. Sadayappan, F. Rastello, Automated derivation of
- parametric data movement lower bounds for affine programs (2019). arXiv:1911.06664.