Exploiting data locality to maximize the performance of data-sharing tasksets
Maxime Gonthier

To cite this version:
Maxime Gonthier. Exploiting data locality to maximize the performance of data-sharing tasksets. ComPAS 2023 - Conférence francophone d’informatique en Parallélisme, Architecture et Système, Jul 2023, Annecy, France. hal-04090634

HAL Id: hal-04090634
https://inria.hal.science/hal-04090634
Submitted on 5 May 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Exploiting data locality to maximize the performance of data-sharing tasksets

Maxime GONTHIER

Inria Bordeaux, 200 avenue de la Vieille Tour 33405 Talence - France
maxime.gonthier@ens-lyon.fr

Abstract
The use of accelerators such as GPUs has become mainstream to achieve high performance on modern computing systems. GPUs come with their own (limited) memory and are connected to the main memory of the machine through a bus (with limited bandwidth). When a computation is started on a GPU, the corresponding data needs to be transferred to the GPU before the computation starts. Such data movements may become a bottleneck for performance, especially when several GPUs have to share the communication bus.

Task-based runtime schedulers have emerged as a convenient and efficient way to use such heterogeneous platforms. With such systems, the scheduler has the ability to choose which task to allocate to which GPU and to reorder tasks so as to minimize data movements. We focus on this problem of partitioning and ordering tasks that share some of their input data. We present a novel dynamic strategy based on data selection, to efficiently allocate tasks to GPUs, and a custom eviction policy. We compare them to existing strategies using standard scheduling techniques in runtime systems. All strategies have been implemented on top of the StarPU runtime, and we show that our dynamic strategy achieves better performance when scheduling tasks on multiple GPUs with limited memory.

Keywords: Memory-aware scheduling, Eviction policy, Tasks sharing data, Runtime systems

1. Introduction

High-performance computing applications, such as simulation for aeronautics, or seismology, keep demanding increasingly intense computation power on ever-growing sets of data. GPUs have risen as an efficient and quick way to run those simulations. They have their own dedicated high-bandwidth memory, which requires transferring data between CPUs and GPUs. To tackle this concern, it has become very common to use the task-based programming paradigm, i.e. to express the application computation as a Directed Acyclic Graph (DAG), and let a dynamic runtime system such as OmpSs [7], PaRSEC [6], or StarPU [2] manage the execution of the task graph with a scheduler.

The memory embedded in GPUs is relatively limited, and the bus that connects them to the main memory has a very limited bandwidth. The runtime scheduler thus not only has to care for task acceleration, it also has to take into account the movement of data within the system. This means that it must carefully decide the task mapping on GPUs according to data locality, as well as the ordering of the tasks itself, to privilege the temporal locality of data, thus favoring data reuse. It is also essential to trigger data transfers ahead of task execution (data prefetches).
so that they can be overlapped. Last but not least, when the embedded memory of the GPU is full, the runtime has to carefully decide which data should be evicted from it, to make room for further data.

We focus in this paper on the problem of **partitioning and scheduling a set of tasks on multiple GPUs with limited memory, where tasks share some of their input data**, as well as managing data movements (loads and evictions). More precisely, we want to determine the order in which tasks must be processed on each GPU to optimize for data reuse as well as maximize overlap between computations and data movements. Our objective is twofold: (i) we partition the work on each GPU to reach a good load balance, and (ii) we want to minimize the total amount of data transferred to the GPUs for the processing of all tasks with a constraint on the memory size. Solving the bi-objective optimization problem for the currently available tasks can lead to a large reduction in data transfers and hence a performance increase, which is ultimately our goal.

In this paper, we make the following contributions:

- We propose a new heuristic based on performing as much computations as possible with data at hand, as well as an eviction policy focused on finding the least-used data in the future (Section 3.2).
- We implement it into the StarPU runtime and first study the performance obtained on an independent set of tasks: the 2D-blocked matrix multiplication.
- We extend our scheduler to deal with dependencies and use the Cholesky decomposition to evaluate it.

Overall, our evaluation shows that our heuristic surpasses previous strategies, in particular in the most constrained situations.

## 2. Problem modeling

We consider the problem of scheduling tasks on K GPUs, denoted by GPU₁, …, GPUₖ. As proposed in previous work [9], tasks sharing their input data can be modeled as a bipartite graph \( G = (T \cup D, E) \). The vertices of this graph are on one side the tasks \( T = \{T₁, \ldots, Tₘ\} \) and on the other side the data \( D = \{D₁, \ldots, Dₙ\} \). An edge connects a task \( Tᵢ \) and a data \( Dⱼ \) if task \( Tᵢ \) requires \( Dⱼ \) as input data. For the sake of simplicity, we denote by \( D(Tᵢ) = \{Dⱼ \in D \mid (Tᵢ, Dⱼ) \in E\} \) the set of input data for task \( Tᵢ \). Each data \( Dⱼ \) takes in memory a size \( wⱼ \). Each of the K GPUs is equipped with a memory of limited size \( M \). Initially, all input data are stored in the main memory of the machine. During the processing of a task \( Tᵢ \) on GPUₖ, all its inputs \( D(Tᵢ) \) must be in the memory of GPUₖ. Note that we do not consider the data output of tasks.

Each of the \( m \) tasks must be processed on some of the \( K \) GPUs. Our goal is to determine both **how to partition** the task set to the GPUs and in **which order** to process them on each GPU. As explained above, our objective is also to come up with a schedule with few data movements, as they can largely impact the overall processing time. Hence we also need to detail **when each data must be loaded or evicted** from the memory of each GPUs. We study both the scheduling of an independent set of tasks or one with dependencies.

## 3. Algorithms

### 3.1. Dynamic scheduler of StarPU: DMDAR

“Deque Model Data Aware” (see Algorithm [1] in the complementary material) is a dynamic scheduling heuristic designed to schedule tasks on heterogeneous processing units in the StarPU runtime[1]. It takes data transfer time into account and schedules tasks where their completion
times (data transfer included) is expected to be minimal. It computes the expected completion time $C_k(T_i)$ of the first task $T_i$ in the queue on each GPU $k$, based on a prediction of the time for transferring the data to the GPU (or communication time) $\text{comm}$ and of the task computation time $\text{comp}$:

$$C_k(T_i) = \sum_{j \in D(T_i) \cap D_k \notin \text{InMem}[k]} \text{comm}_k(D_j) + \text{comp}_k(T_i)$$  \hspace{1cm} (1)

The data transfer time is counted only if the data is not already in the memory of GPU $k$. Then, the task is allocated on the GPU where its completion time is minimal. Here, we consider the DMDAR variant, which includes an additional Ready strategy: on each GPU, tasks are reordered at runtime in order to favor tasks with the most input data already loaded into memory.

3.2. Data-Aware Reactive Task Scheduling

We propose here a novel dynamic strategy, called DARTS (for Data-Aware Reactive Task Scheduling), adapted from previous algorithms specifically designed for linear algebra operations, such as outer products and matrix products \cite{3}. The paradigm is to perform as many tasks as possible with the data at hand.

The main idea of our new algorithm, detailed in Algorithm 2, is to first consider data movement before task allocation. Whenever some GPU$_k$ requests some new task, we first look in the set $\text{dataNotInMem}_k$ (which initially contains all data of available task) for the data $D$ that, if moved into the memory of GPU$_k$, would maximize the number of new "free" tasks, i.e., tasks that can be allocated and processed on GPU$_k$ without any additional data movement. Once such a data is found, all these tasks are allocated on GPU$_k$. More precisely, they are put in a local data-structure ($\text{plannedTasks}_k$) from which tasks are popped one after the other upon request. The process is started again when $\text{plannedTasks}_k$ is empty. It may happen that we do not find any data that enables some free task. It occurs for example at the very beginning of the computation when all tasks depend on two or more data: at least two data must be loaded in order to produce some free task. In this case, some random unprocessed task is allocated to GPU$_k$. On the contrary, when there exists several candidate data which may produce the maximum number of "free" tasks, we select a data among the candidates that is useful for the highest number of tasks and has the highest priority.
We also designed a custom eviction policy: since we plan ahead which tasks will be allocated to a GPU (through the use of plannedTasks), we can take this information into account when we have to remove some data from the memory. This strategy is named Least Used in the Future (LUF) and is detailed in Algorithm 3. We consider all data currently in memory and check if they are used as input for a future task. There are two types of such future tasks: tasks in plannedTasks that have been reserved for a later allocation on the GPU as mentioned above, but also tasks in taskBuffer, which are the tasks that have been popped from plannedTasks for execution on GPU, and thus whose GPU placement cannot be changed any more (the required data for these tasks may already have been prefetched). We first try to evict a data which is not useful for any task in taskBuffer, and which is an input of few tasks in plannedTasks. If this is not possible, we apply Belady’s rule on tasks already allocated: we select the input data whose next usage in taskBuffer is the furthest in the future, which is known to minimize data movement.

4. Experimental results

In the following experiments we measure the obtained performance as the throughput of elementary computational operations performed per time unit (in GFlop/s) as well as the total volume of data transferred between CPU and GPUs (which we try to minimize). Our goal is to show that through a reduction in data transfers we achieve a better throughput.

4.1. Settings

All strategies mentioned above have been implemented in the StarPU runtime system. We performed real experiments on tesla V100 GPUs. We have limited the GPUs memory (500 MB for the outer product and 2000 MB for Cholesky) in order to better distinguish the performance of different strategies even on small datasets. Our main application scenario are tasks from a 2D matrix multiplication with tiles of size $960 \times 960$: the matrix product $C = A \times B$ is decomposed into tasks corresponding to the multiplication of one block-row of $A$ with one block-column of $B$. Input data is thus the rows of $A$ and columns of $B$. Our second application is the Cholesky factorization with tiles of size $1920 \times 1920$ in single precision.

We use the two scheduling heuristics presented above, together with the baseline EAGER scheduler that lets GPUs pick up tasks on demand from a shared queue that contains the tasks in the natural order. All the schedulers use the LRU eviction policy except for DARTS+LUF. When measuring GFlop/s, the cost of computing the schedule is considered. Each result is the average of the performance obtained over 10 iterations. For most of the results, the deviance is less than 2%, thus, we do not show error bars in the following graphs.

4.2. Result on the Matrix Multiplication

General overview

On Figure 2a the dotted horizontal black lines represents the maximum performance that the GPU can achieve when processing elementary matrix products (without I/Os) and is thus our asymptotic goal. On Figure 2a and 2b the red dotted vertical line denotes the situation when the GPUs cumulated memory can fit exactly only one of the two input matrices, and the orange line denotes the situation when it can accommodate both input matrices. Figure 2b shows the amount of data transfers. There, the black dotted curve represents the maximum number of transfers that can be done during the minimum time for computation (given by the bound on the throughput), thus the hard limitation induced by the PCI bus bandwidth: a strategy exceeding this amount necessarily requires more time for the data transfers than the optimal
Figure 2: Performance on the 2D matrix multiplication with 2 real Tesla V100 GPUs.

(a) GFlop/s.
(b) Amount of data transfers.

**EAGER’s results**

The EAGER heuristic switches to a pathological behavior at the red line. We can see the throughput plummeting (Figure 2a). It is accompanied with a rise in data transfers after the red line as you can see on Figure 2b. EAGER tends to process tasks along the rows of $C$. This allows to reuse the same block-row of matrix $A$ for tasks that compute tiles of the same row of $C$, but requires reloading the whole matrix $B$ for each new block-row of $A$ when the memory is constrained, which is a well-known pathological case of the LRU eviction policy. This explains why EAGER’s performance drops at the red dotted line.

**DMDAR’s results**

DMDAR does not suffer from the pathological case affecting EAGER because its Ready strategy allows it to rather process tasks that need the block-column of $B$ already in memory instead of reloading the whole $B$ matrix. DMDAR’s data transfers however start to rise for the last two working set sizes as we can see on Figure 2b. That corresponds to the performance drop of the last two points of Figure 2a. This is due to a conflict between data prefetching and eviction. Indeed, once the GPU is filled with data, it is not clear for DMDAR whether some data should be evicted in order to perform more prefetches. It will thus rather stop prefetching data as long as all the data currently in the GPU will be useful for the subsequent tasks to be executed there. Also, when some data is actually evicted from a GPU, DMDAR does not reconsider the task mapping according to the new set of data loaded on the GPU. Thus, it cannot make a balance between prefetching and eviction.

**DARTS’ results**

On Figure 2a, DARTS+LUF achieves near perfect performance and has a 9.4% improvement over DMDAR. Indeed, loading a single data that enables multiple tasks minimizes data transfers and increases overlap between transfers and computations. However, after the orange-dotted line, when the memory is constrained, DARTS without the custom LUF eviction policy has to load and evict data following LRU’s policy. So the tasks in taskBuffer that are supposed to
be ready for computation, have to load more data. Indeed, the previous tasks caused evictions, and the data evicted might be needed by the tasks in taskBuffer. This causes a domino effect where each new task requires a new data load. For DARTS+LUF, when an eviction is needed, it avoids as much as possible evicting a data that is used by the few tasks already planned for computation. This allows us to avoid the pathological case of DARTS, and to achieve a better balance between prefetching and eviction since DARTS+LUF maintains in plannedTasks and taskBuffer an accurate overview of the tasks to be computed, even when eviction removes some data from a GPU.

To deal with multiple GPUs, DARTS assigns to each GPU its own set of data dataNotInMem_k to pick from. However all GPUs share the same set of tasks. Once a task is allocated to a GPU, it is removed from the common set of available tasks. Thus our scheduler will naturally assign to the other GPUs data from a line or row that has not been used for tasks yet. This will evenly distribute tasks among GPUs and mostly separate data usage between GPUs.

4.3. Result on the Cholesky factorization

To tackle the issue of a taskset with dependencies, DARTS was first adapted to deal with a dynamic submission of task. dataNotInMem_k is now a list that is updated upon the arrival of new unprocessed data. Moreover, when choosing the optimal data to load D_opt, DARTS now looks at the maximum priority (computed from the bottom-level i.e. the time to completion if the platform is not constrained) of the tasks associated with the candidate data. This priority is used as a tiebreak after the number of "free" task that D_opt enables.

Figure 3 shows the results on the Cholesky decomposition with 2 GPUs. Here, the green vertical line marks the working set size where all of the input data fit into memory. In this experiment, we compare our solution DARTS to DPLASMA, an implementation of dense linear algebra applications using the state of the art PaRSEC runtime. Apart from DARTS, we observe that all the schedulers suffer from the memory constraint, associated with a rise in data transfers on Figure 3. By looking at the priorities and the amount of work associated with a data, DARTS is able to have a healthy balance between critical path progression and locality. If only a few tasks are ready, the priority will guide the choice of D_opt toward task on the critical path. On the contrary, if a lot of tasks are ready, one can more easily find locality and thus a large number of tasks will be computed with the same data. Moreover, DARTS requires significantly less data transfers than its competitor as we can see on Figure 3b. This reduction is associated with better performance.

5. Conclusion

Limiting data movements is crucial for performance in modern computing platforms, and especially for machines equipped with several GPUs sharing the same communication bus to the main memory. We proposed a new strategy, named DARTS, which achieves very good performance when the memory is a scarce resource through a reduction in data transfers and a better overlap of communications and computations. DARTS fills each GPU with as many task as possible when they are idling. When you have a large number of GPUs, letting a GPU idling could be a good solution as it enables other GPUs to maximize their data locality. Tackling this issue could allow us to scale DARTS on larger machines. In efforts to make DARTS more generic, we would like to adapt it to heterogeneous platforms by using both CPUs and GPUs. Lastly, we would like to experiment using out-of-core applications, since DARTS is not specific to GPUs and could be applied to any problem where tasks are sharing input data.
Figure 3: Performance on the Cholesky decomposition with 2 Tesla V100 GPUs.

6. Complementary material

Algorithm 1 Deque Model Data Aware heuristic (DMDA)

1: For each GPU\( k \),\( InMem(k) \leftarrow \emptyset \)
2: while all tasks have not been allocated do
3: \( T_i \leftarrow pop(\mathbb{T}) \)
4: For each GPU\( k \), compute \( C_k(T_i) \) using Eq. [1]
5: Select\( k \) such that \( C_k(T_i) \) is minimal
6: Allocate \( T_i \) on GPU\( k \)
7: for each \( D_i \in D(T_i) \) do
8: Request data prefetch for \( D_j \) on GPU\( k \)
9: Add \( D_i \) to \( InMem(k) \)
10: end for
11: end while
Algorithm 2 DARTS on GPU\(_k\)

When GPU\(_k\) requests a new task

1. \textbf{if} plannedTasks\(_k\) \(\neq \emptyset\) \textbf{then}
2. \hspace{1em} Return pop(plannedTasks\(_k\))
3. \textbf{else}
4. \hspace{1em} \textbf{for each} data D \(\in\) dataNotInMem\(_k\) \textbf{do}
5. \hspace{2em} Compute \(n(D)\), the number of tasks that depend only on D and some data already loaded in memory
6. \hspace{1em} \textbf{end for}
7. \hspace{1em} Let \(n_{\text{max}}\) be the maximum of \(n(D)\) for D \(\in\) dataNotInMem\(_k\)
8. \hspace{1em} \textbf{if} \(n_{\text{max}} > 0\) \textbf{then}
9. \hspace{2em} Candidates \(\leftarrow\) set of data D with \(n(D) = n_{\text{max}}\)
10. \hspace{2em} Select D\(_{\text{opt}}\) \(\in\) Candidates such that the number of unprocessed tasks depending on D\(_{\text{opt}}\) is maximum (break ties randomly)
11. \hspace{2em} plannedTasks\(_k\) \(\leftarrow\) set of unprocessed tasks depending only on D\(_{\text{opt}}\) and on other data already in memory
12. \hspace{2em} T \(\leftarrow\) pop(plannedTasks\(_k\)), remove D\(_{\text{opt}}\) from dataNotInMem\(_k\)
13. \hspace{1em} \textbf{else}
14. \hspace{2em} Select a random unprocessed task T, remove the inputs of T from dataNotInMem\(_k\)
15. \hspace{1em} \textbf{end if}
16. \hspace{1em} Return T
17. \textbf{end if}

Algorithm 3 Eviction procedure LUF for DARTS on GPU\(_k\)

1. \textbf{for each} data D in the memory of GPU\(_k\) \textbf{do}
2. \hspace{1em} \(n_b(D)\) \(\leftarrow\) number of tasks using D in taskBuffer\(_k\)
3. \hspace{1em} \(n_p(D)\) \(\leftarrow\) number of tasks using D in plannedTasks\(_k\)
4. \textbf{end for}
5. \textbf{if} the minimum value of \(n_b(D)\) on any data D is 0 \textbf{then}
6. \hspace{1em} Select V such that \(n_b(V) = 0\) and \(n_p(V)\) is minimum
7. \hspace{1em} \textbf{else}
8. \hspace{2em} Select V the data whose next use in taskBuffer\(_k\) is the furthest in the future
9. \hspace{1em} \textbf{end if}
10. \hspace{1em} Remove tasks depending on V from plannedTasks\(_k\)
11. \hspace{1em} Evict V from memory, push it to dataNotInMem\(_k\)
Bibliographie

5. Bosilca (G.), Bouteiller (A.), Danalis (A.), Faverge (M.), Haidar (A.), Herault (T.), Kurzak (J.), Langou (J.), Lémarié (P.), Ltaief (H.), Luszczek (P.), YarKhan (A.) et Dongarra (J.). – Flexible development of dense linear algebra algorithms on massively parallel architectures with dplasma. – pp. 1432–1441, Anchorage, Alaska, USA, 2011-05 2011. IEEE.