Programming and verifying real-time design using logical time - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year :

Programming and verifying real-time design using logical time

Dumitru Potop-Butucaru
Robert de Simone
Damien Chabrol
  • Function : Author
  • PersonId : 1123759
Amira Methni

Abstract

The design of embedded control software calls for stringent real-time constraints. For that, formalisms and theories based on the notion of logical time give abstraction of real-time durations that are usually not known at design level. Comparison between synchronous languages, Logical Execution Time (LET) and the PsyC language can be fruitful, in our case, with the goal of empowering the industrial language PsyC, which is close to LET, with (logical) time and functional verification methods inspired from synchronous languages.
Fichier principal
Vignette du fichier
FDL21_paper_30.pdf (118.12 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03537976 , version 1 (21-01-2022)

Identifiers

  • HAL Id : hal-03537976 , version 1

Cite

Fabien Siron, Dumitru Potop-Butucaru, Robert de Simone, Damien Chabrol, Amira Methni. Programming and verifying real-time design using logical time. FDL 2021 - Forum on specification & Design Languages, Sep 2021, Antibes, France. ⟨hal-03537976⟩
109 View
69 Download

Share

Gmail Facebook Twitter LinkedIn More