MASCARA (ModulAr Semantic CAching fRAmework) towards FPGA acceleration for IoT Security monitoring
van Long Nguyen Huu, Julien Lallet, Emmanuel Casseau, Laurent d’Orazio

▶ To cite this version:
van Long Nguyen Huu, Julien Lallet, Emmanuel Casseau, Laurent d’Orazio. MASCARA (ModulAr Semantic CAching fRAmework) towards FPGA acceleration for IoT Security monitoring. VLIoT 2020 - International Workshop on Very Large Internet of Things, Sep 2020, Tokyo, Japan. pp.14-23. hal-03017402

HAL Id: hal-03017402
https://inria.hal.science/hal-03017402
Submitted on 20 Nov 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
MASCARA (ModulAr Semantic CAching fRAmework) towards FPGA acceleration for IoT Security monitoring

Van Long Nguyen Huu $^{AB}$, Julien Lallet $^A$, Emmanuel Casseau $^B$, Laurent d’Orazio $^B$

$^A$ Nokia Bell Labs, Lannion, France, {long.nguyen_huu, julien.lallet}@nokia.com

$^B$ Univ Rennes, CNRS, IRISA, Lannion, France, {emmanuel.casseau, laurent.dorazio}@irisa.fr

ABSTRACT

With the explosive growth of the Internet Of Things (IoTs), emergency security monitoring becomes essential to efficiently manage an enormous amount of information from heterogeneous systems. In concern of increasing the performance for the sequence of online queries on long-term historical data, query caching with semantic organization, called Semantic Query Caching or Semantic Caching (SC), can play a vital role. SC is implemented mostly in software perspective without providing a generic description of modules or cache services in the given context. Hardware acceleration with FPGA opens new research directions to achieve better performance for SC. Hence, our work aims to propose a flexible, adaptable, and tunable ModulAr Semantic CAching fRAmework (MASCARA) towards FPGA acceleration for fast and accurate massive logs processing applications.

TYPE OF PAPER AND KEYWORDS

Vision paper: hardware acceleration, semantic caching, security monitoring, IoT

1 INTRODUCTION

Recently, the Internet of Things (IoT) is strongly growing from industries to society. A myriad of IoT devices are currently used in smart homes, smart campus, or even smart cities with numerous benefits and also the vulnerabilities or unprecedented security challenges. Thus, cybersecurity is essential to protect the various IoT ecosystems against increasingly cybercriminals. Within the cybersecurity activities, security monitoring as an instance of a Big Data context aims to observe and detect continuously the unusual events from an enormous amount of distributed system logs. Unfortunately, fine-grained re-usability is not addressed well in Big Data technologies. As an example, Figure 1 shows the data flow from IoT devices to a HTTP server where security monitoring is maintained by the activities of big data reasoning and visualization.

Query caching, in which the queries and/or the query results are stored in a cache system with query relevance management, is a crucial service to improve the performances of long term historical data processing or avoiding unnecessary query re-executions in security monitoring. The query-based monitoring tools reduce time-consuming of CPU to investigate the unusual events or harmful intrusions due to a well designed caching system [2]. A query cache uses semantic organization, called Semantic Query Cache (SQC) [12] or Semantic Caching (SC), is flexible and can keep the relevance of information. The most advantages of SC are allowing data processing and analysis effectively, reducing data transmission on servers, exploiting query relevance themselves [12], [19], [21], [7]. However, besides the expressiveness gain, the query processing of SC could induce non-negligible overhead [16] due to its complexity.

Researches from [10] or [3] proposed the component
interfaces, adaptable services or abstracting functions to facilitate developing a new cache solution from existing adaptable techniques. According to these approaches, the performance indicators related to hardware acceleration opportunities could be explored. However, they do not face directly with the SC framework implementation.

From the hardware perspective, data processing with hardware acceleration has been well presented in terms of Graphic Processing Unit (GPUs) implementation [31], [17] or more recently on Field Programmable Gate Arrays (FPGAs) [30], [26] thanks to its data throughput performance and low energy effort. Their contributions are limited with a dedicated hardware architecture and processing model that depend heavily on the context characteristics because of the lack of modular or service-oriented approach as a software perspective.

In our previous works, we took into account the SC framework towards FPGA acceleration [11], [22]. In [11], we proposed the vision of an abstract and tunable SC framework with multi-layer implementation. In [22], we continued with this vision and proposed a prototype where Apache Spark [1], Hadoop HDFS [23] are used to build a semantic cache prototype. Unfortunately, we have not yet presented any associated experiment of query processing within this prototype except for data communication between host and FPGA. Thus, the experiment in [22] is not complete to examine the performance indicators and point out the opportunities of SC framework acceleration with FPGA. Moreover, both works [11] and [22] did not present the mechanism of query processing as well as semantic management.

Therefore, our motivation is providing an appropriate solution like SC framework that not only maintains the adaptable, flexible, and tunable cache but also takes advantage of computing acceleration of hardware perspective. Our solution is called MoudlAr Semantic Caching Framework (MASCARA) towards FPGA acceleration directly aims to security monitoring application for IoT. Compared with these works in [11] and [22], MASCARA addresses an entire architecture of semantic caching which contains Query processing and Semantic management in detail. On one hand, MASCARA presents a modular architecture with different services to serve dedicated tasks in semantic query processing. On the other hand, it pointed out the opportunities of FPGA acceleration with high-level experiments for a given data store and execution environment.

Although FPGA and GPU acceleration for data processing has many issues to compare and analysis, we do not consider and express these issues as our research objective. We focus on FPGA acceleration because FPGAs have been noted by the database community as a data processing solution for their high parallelism, reconfigurability, and low power consumption, e.g. OpenCAPI [25], DoppioDB [31]. Thus, it can mitigate the computational pressure in the CPU to accelerate database analytic performance. In particular, with MASCARA, the circuit in FPGA allows us to customize only the semantic cache specific function, e.g. query processing, instead of designing as a generic task on CPU that do not use all the resources efficiently. Moreover, the modular approach allows us to extend, deploy MASCARA as a micro-service container for other related researches by using the orchestration platforms in the context of cloud computing services, such as Docker, Kubernetes, etc.

The remainder of this paper is organized as follows. In Section 2, we describe in detail the modules of MASCARA framework. Then, in section 3, we present our experimental results for MASCARA with different scenarios at high-level deploying on Massively Parallel Processing (MPP), i.e. Apache Spark and distributed file system based solution, i.e. Hadoop HDFS. Through the experiments at a high level, we prove that our MASCARA is the right approach for security monitoring application towards FPGA acceleration. Finally, in section 4, we conclude the proposed contribution and discuss several preliminary opportunities to accelerate the performance of MASCARA using FPGA.

2 MASCARA FRAMEWORK

The proposed MASCARA framework is based on a modular semantic caching approach which aims to exploit FPGA acceleration for large scale logs analysis with a given data store and execution environment. MASCARA presents two main contributions: 1) Abstract but comprehensive modular structure with different services to serve dedicated tasks in semantic query processing. These modules address how a user query is broken, trimmed, extracted and managed in terms of Query processing and Semantic management; 2) FPGA acceleration opportunities are pointed out with high-level experiments considering Select Project Join (SPJ) queries with aggregation.

Figure 2 illustrates an overview of MASCARA architecture where Query analyzing engine and Distribute file system are described abstractly to be easily tuned to match the requirements of the considered application. In particular, HDFS could be used as a distributed storage solution. Meanwhile, log analysis can rely on Spark engine.

The general concept of SC could be divided into 2 parts: Query processing and Semantic cache management [27]. Due to this design principle, our
MASCARA framework is composed of 4 main stages: (1) Query Broking, (2) Query Trimming, (3) Semantic Management, and (4) Result refining. The Query Trimming, or called Query Processing, is an attractive study in terms of satisfiability [34], or automatically executed queries [33], etc. The modules in stages of MASCARA could be easily replaced, removed, composed, decomposed, or even delegated to low level such as hardware acceleration according to desirable context. Moreover, in each stage, we present the appropriate and flexible library services to serve different module activities.

Along with this proposal, we also state an example through HTTP big log analysis in which the monitoring security tool frequently supports Select Project Join (SPJ) queries with aggregation (illustrated in Figure 3). These kinds of activities are a part of Big Data issue where efficiently collecting, storing and analyzing the data from a huge amount of heterogeneous systems of the IoT is required.
The incoming query \( \text{incq}: \ (ip \neq \ 208.115.111.72') \) would be divided into the probe query \( \text{prq}: \ (date <= 17/03/2020 - 10:00:00' \land ip = \ 208.115.111.72') \) and the remainder query \( \text{req}: \ (date \neq 17/03/2020 - 10:00:00' \land ip = \ 208.115.111.72') \)

The Sub Query engine in stage (2) of MASCARA is designed with the concept of [9] to divide and manage a list of sub-queries with a given query equivalence management schema (illustrated in Figure 5). This schema, called Query Matching, is used to check the satisfiability or implied relationship between the queries and/or semantic fragment. Solving this problem in an appropriate time constraint is the key point for effectively Query Trimming stage. Hence, a lot of works has been done in this context, such as: Relational algebra [8], Set Theory [24], or Satisfiability Modulo Theories - SMT recently [34]. In our MASCARA, we use Relational algebra and Set Theory with several rules and constraints to express Query Matching in terms of a matching series: Relation Matching, Attribute Matching and Predicate Matching. The matching procedure is an iteration or even nested-iteration through list of candidate semantic information. Thus, it will take time to execute and get the matching conclusion on CPU, especially when the time complexity of query processing increases, i.e. complexity of semantic information needs to be decomposed in user query.

2.3 Semantic Management

There are several ways to physically store semantic information of each query, called a semantic segment. To start with, we choose to store semantic segment as a basic tuple \( S < S_R, S_A, S_P, S_C > \) and associates every segment with a semantic region in form of a list of the corresponding records [9] or linked pages [27]. This approach works fine for memory caching or even disk caching with a minimum of space overhead.

In stage (3), the Semantic Management is composed of two parts: Semantic Description Table and Semantic Data Region (illustrated in Figure 6). For allocation, if there is enough free memory to hold the semantic region, then store the semantic segment into Semantic description table and the relevant query results into Semantic data region at the same time. For de-allocation, remove the semantic segment and clean the relevant semantic data region.

Figure 5: Modules and services of Query Trimming. Schema Evaluator is used for Query Matching

Figure 6: Modules and services of Semantic Management

There are two implemented engines at this stage (3): Replacement Engine and Semantic Indexing Engine. SC is usually allocated with a fixed amount of storage for holding items. When this storage space fills up (both for Semantic description table and Semantic data region), the Replacement Engine is responsible to determine one or more items to evict to make free space for newly referenced items based on various policies, such as: Least Recently Used (LRU), First In First Out (FIFO), Most Recently Used (MRU) or Semantic locality with
Manhattan distance [9]. Time consumption of finding, removing, or replacing policies the semantic segment and data are strongly influenced by different strategies [28], [16], such as sequential, suffix tree or graph-based indexing are described in Semantic Indexing Engine.

Figure 7 illustrates the semantic segments $S_1$, $S_2$, $S_3$ are stored in Semantic Description Table after continuously queries $Q_1$, $Q_2$ and $Q_3$ as log query analysis. The last column $S_C$ provides a number of query results in terms of the data region. Query results could be managed in terms of tuple, chunk or dynamic data structure. The implementation of the semantic description table could be easily extended with other parameters, such as time for replacement, dirty mark for data overwrite, etc. To avoid redundant information in semantic tuples, we do not allow saving and keeping existed semantic information through decomposition and coalescence with two following options: Partial Coalescence in Query and Partial Coalescence in Segment. MASCARA already implemented Partial Coalescence in Query where only the different part of semantic information from user query is saved in Semantic Description Table.

2.4 Result Refining

Result Refining receives the result of remainder queries from server and results of probe queries from SC (illustrated by Figure 8). While every individual segment may contain only a small part of a query result, multiple segments can be combined together to generate a much bigger part of, or even the whole result. Thus, Result Refining is the process in which an entire cache or a list of candidate segments is considered to contribute the final result. Therefore, to keep track with the relationship between every part of the query and the involved semantic segments, a binary tree is constructed simultaneously with the Query Trimming procedure. Finally, it can combine or merge the results into the final result as query answer. This final result could be sometimes updated back into the semantic data region if required.

3 EXPERIMENTS

In this section, we first describe the environment for preliminary experiments, the system parameter settings. Then, based on the results, we present the performance of MASCARA compared to No Cache and Exact Matching Cache. Finally, through the experiment, we can analyze and point out the FPGA acceleration opportunities with the help of several performance indicators, e.g. response time of query processing.

3.1 Experiment setting

Spark [1] is a general-purpose cluster computing engine with libraries for streaming, graph processing, machine learning, and SQL. We use Spark SQL [32], a Spark module for structured data processing, which provides Data Frame API to perform relational operations on both external data sources and Spark’s built-in distributed collections. The Semantic Management of MASCARA is based on Spark caching mechanism with multiple storage (memory only, disk only, or both).

At the same time, we use HDFS to store a massive number of logs because it is suitable for applications that have large data sets with high throughput access [23]. The implementation of MASCARA framework on Spark and HDFS is illustrated by Figure 9 with Query Trimming stage could be accelerated by offloading to FPGA.

The server used for the evaluation is based on an Intel® Core™ i7-6700 CPU to run at 3.40GHz with 32GB of RAM. The operating system is a Linux Ubuntu 14.04.6 Long Term Support distribution based on kernel 4.4.0-31-generic. We use Spark version 2.4.5 Pre-build for Apache Hadoop 2.7.

3.2 Preliminary performance study

To show the performance of MASCARA, we want to examine the Response Time with 6 tests in which
Figure 9: MASCARA modules implemented on Spark and HDFS towards FPGA acceleration

ratios of HITS (H), MISSES (M), or Partial HITS (PH) are changed (illustrated in Table 1). The Response Time consists of Query Processing Time (Query Broking, Query Trimming, Result Refining) and Semantic Management. In Semantic Management, the time of data transferring from storage to cache when MISSES or PARTIAL HITS is very expensive. We compare our MASCARA with NO Cache and Exact Match Cache. The Exact Match Cache is built based on Spark cache. When the contents of the two queries are the same, we have HITS. In contrast, with a minor difference in query content, we have MISSES. Thus, we call it the Exact Match Cache.

Table 1: Scenario tests to measure Response Time

<table>
<thead>
<tr>
<th>Test</th>
<th>No cache</th>
<th>Exact Match</th>
<th>Semantic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test 1</td>
<td>100% M</td>
<td>100% H</td>
<td>100% H</td>
</tr>
<tr>
<td>Test 2</td>
<td>70% H, 30% M</td>
<td>70% H, 20% PH, 10% M</td>
<td></td>
</tr>
<tr>
<td>Test 3</td>
<td>60% H, 40% M</td>
<td>60% H, 30% PH, 10% M</td>
<td></td>
</tr>
<tr>
<td>Test 4</td>
<td>50% H, 50% M</td>
<td>50% H, 40% PH, 10% M</td>
<td></td>
</tr>
<tr>
<td>Test 5</td>
<td>40% H, 60% M</td>
<td>40% H, 50% PH, 10% M</td>
<td></td>
</tr>
<tr>
<td>Test 6</td>
<td>30% H, 70% M</td>
<td>30% H, 60% PH, 10% M</td>
<td></td>
</tr>
</tbody>
</table>

Each test contains 100 SELECT-PROJECT queries to apply with a HTTP log file 2.5 GBytes. Each query composes SELECT condition which is a disjunction (OR) of conjunctions (AND) of compare predicates. We use 10 warm-up queries, that are not measured in our experiment, to initiate data into cache. The cache replacement strategy, Least Recently Used (LRU), is applied for both caches and they can store a maximum of 1,000,000 records. We assume that the result of each query do not exceed the cache capacity. Figure 10 presents the result on Response Time for SC, Exact Match cache, and No-cache. In most cases, using cache is far more better than No-cache. In the ideal case (Test 1 with 100% HITS), the Response Time of Exact Match cache is slightly better than SC because the Query Processing Time of SC is more complex. In particular, it needs to broke and trim the query into a list of sub-queries that compose a list of attributes, predicates, and operators. For detail, when the HITS ratio is decreased to 70% (while Partial HITS is 20%), the SC is 1.41 times better Exact Match. In conclusion, if we ignore the ideal case (100% HITS), we have found that the SC is faster than Exact Match 1.60 times and 3.69 times than No-cache for tests with Partial HITS and MISSES.

3.3 FPGA acceleration opportunity

MASCARA is a framework towards FPGA acceleration. Thus, to point out the opportunities to offload some parts or modules of to accelerate on FPGA, we check the average percentage of computing time of 4 stages in over the query response time (illustrated in Figure 11)

Figure 11: Average of percentage in time computing of MASCARA modules

Meanwhile the Query Broking and Result Refining do not consume too much time in processing a query, the Query Trimming (from 32% to 36%), and Semantic Management (from 57% to 62%) are noticeable. Skipping the first test which does not have much value for analysis, we do focus on the others. The results showed that if we could do the acceleration for Query Trimming and Semantic Management, then the performance of MASCARA
would be improved. However, accelerating the Semantic Management stage seems not the most promising. Semantic Management consists of data transfers from disk or distributed storage that do not fit with FPGA acceleration. In contrast, Query Trimming is quite interesting and reasonable enough to accelerate with FPGA. In particular, finding the relevance between queries, checking query satisfiability (Query Matching sub-stage) and semantic information extracting (Query Trimming sub-stage), are very expensive in terms of computing time due to the time complexity of query processing (see Section 2.2). Even we can not offload all of the Query Trimming into FPGA, it is still valuable by accelerating some services or parts of this module, i.e. Predicate Matching over semantic segments. Moreover, the Query Broking stage (from 4.66% to 5.71%), where queries are materialized into various elements, is also considered to accelerate. By opportunistically offloading compute-heavy, compression tasks (Query Trimming stage) to FPGA, the CPU is freed to perform other tasks, resulting in an improved overall performance for MASCARA. Thus, consequently, in this preliminary analysis, we do point out what modules or services that we will focus on to accelerate with FPGA as the next step of our research.

4 CONCLUSION AND RESEARCH CHALLENGES

This paper presents the MASCARA framework towards FPGA acceleration with direct application in security monitoring for IoT. The proposal context works not only in security monitoring but also in relevant use cases for many research directions, such as: database management, parallel and distributed system, etc. Moreover, with this modular approach, MASCARA would be reasonable to deploy as a micro-service container by using the orchestration platforms in the context of cloud computing services.

This paper has first introduced the characteristics and operations of the framework through HTTP log analysis. Then, it has presented the experiment results to prove the performance of MASCARA preliminary. After that, it has pointed out a few limitations in query processing workflow and discussed at the same time about the opportunities in MASCARA to accelerate with FPGA. Soon, in our next developing step, we will extend MASCARA in both complicated queries processing with join and SC replacement strategy with semantic locality. It will result in having a comprehensive experiment to analyze deeply the performance indicators and show more convincing evidences to delegate works of MASCARA into FPGA.

Consequently, in this section, we intend to work along the following dimensions for the future research.

4.1 FPGA Accelerator Deployment

FPGAs have high intrinsic parallelism and internal bandwidth to speed up the query workloads. However, besides the high kernel throughput is achieved by FPGA [14], [18], the oblivious challenge of offloading modules or services to FPGA is the significant data communication overhead between high-level modules and low-level accelerators. Thus, the problem of using JNI (Java Native Interface) to support communication between JVM at high level and FPGA kernels at low level, needs to be considered carefully [6] [15].

4.2 Query Containment

The query containment, which includes query optimization, determining the independence of queries from updates, and rewriting queries using views, attracts a lot of attention for many years [4], [29], [5]. The latency of the workflow pipeline of the MASCARA framework can be improved by minimizing data movement, making stages faster, or even merging stages. Thus, with our early vision, the expensive query processing stage of MASCARA could benefit from answering conjunctive queries that are NP-complete [13].

ACKNOWLEDGEMENTS

We would like to thank members of SHAMAN team at IRISA and ENSA members at Nokia Bell Labs. We also thank the VLIoT reviewers for insightful comments and suggestions that improved the quality of this paper.

REFERENCES


LAURENT D’ORAZIO has been a Professor at Univ Rennes, CNRS, IRISA since 2016. He received his PhD degree in computer science from Grenoble National Polytechnic Institute in 2007. He was a Associate Professor at Blaise Pascal University and LIMOS NCRS, Clermont-Ferrand from 2008 to 2016. His research interests include (big) data algorithms and architectures, distributed and parallel databases. He has published papers in Information Systems, Sigmod Record, Concurrency and Computation Pratice and Experience. He served in Program Committees in BPM, workshops affiliated to VLDB, EDBT, etc. and Reviewing Committees in Transactions on Parallel and Distributed Systems, Concurrency and Computation Pratice and Experience. He is or has been involved (sometimes as a coordinator) in research projects such as the NSF MOCCAD project (since 2013), the ANR SYSEO project (797 000 euros funding, 2010-2015) and the STIC ASIA GOD project (30 000 euros funding, 2013-2015).

EMMANUEL CASSEAU is a Professor at the University of Rennes, Lannion, France. He is a member of the IRISA Lab. / INRIA (French Institute for Research in Computer Science and Automation), France. He received the Ph.D Degree in Electronic Engineering from UBO University, Brest, France, in 1994 and the MS Degree in Electronic Engineering in 1990. His research interests are in the broader area of computer architecture, where he investigates the design of high-performance and cost-effective embedded systems and reconfigurable-based architecture design. Within this context, he has performed research in high-level synthesis, mapping/scheduling techniques, custom and application-specific hardware architectures targeting multimedia and signal processing applications, reconfigurable architectures and FPGA-based accelerators.

EMMANUEL CASSEAU is a Professor at the University of Rennes, Lannion, France. He is a member of the IRISA Lab. / INRIA (French Institute for Research in Computer Science and Automation), France. He received the Ph.D Degree in Electronic Engineering from UBO University, Brest, France, in 1994 and the MS Degree in Electronic Engineering in 1990. His research interests are in the broader area of computer architecture, where he investigates the design of high-performance and cost-effective embedded systems and reconfigurable-based architecture design. Within this context, he has performed research in high-level synthesis, mapping/scheduling techniques, custom and application-specific hardware architectures targeting multimedia and signal processing applications, reconfigurable architectures and FPGA-based accelerators.

JULIEN LALLEL joined the company Alcatel-Lucent in 2011 and is currently a research engineer at Nokia Bell Labs since 2016. He received his PhD degree in electrical engineering from the University of Rennes in 2008. He was a Post-doctoral fellow at the University of Bielefeld in Germany from 2009 to 2010. His research interests include efficient processing in the context of cloud computing and hardware acceleration on FPGA. He has published papers in computing architectures and FPGA systems.

VAN LONG NGUYEN HUU is a lecturer of CanTho university, Vietnam since 2010. He received the MSc degree in Embedded system from USTH, Vietnam and from University of Limoges, France in 2015. He has started his PhD in Computer Science at University of Rennes from 2019. His research is financed by CIFRE scholarship and supported by IRISA, CNRS and Nokia Bell Labs. His research interests are semantic caching, query processing and hardware acceleration in Big Data.