

Improving mapping for sparse direct solvers: A trade-off between data locality and load balancing

Changjiang Gou, Ali Al Zoobi, Anne Benoit, Mathieu Faverge, Loris Marchal,

Grégoire Pichon, Pierre Ramet

► To cite this version:

Changjiang Gou, Ali Al Zoobi, Anne Benoit, Mathieu Faverge, Loris Marchal, et al.. Improving mapping for sparse direct solvers: A trade-off between data locality and load balancing. [Research Report] RR-9328, Inria Rhône-Alpes. 2020, pp.21. hal-02491495

HAL Id: hal-02491495 https://inria.hal.science/hal-02491495v1

Submitted on 26 Feb 2020 $\,$

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Improving mapping for sparse direct solvers: A trade-off between data locality and load balancing

Changjiang Gou, Ali Al Zoobi, Anne Benoit, Mathieu Faverge, Loris Marchal, Grégoire Pichon, Pierre Ramet

RESEARCHREPORTN° 9328February 2020Project-Team ROMA



Improving mapping for sparse direct solvers: A trade-off between data locality and load balancing

Changjiang Gou, Ali Al Zoobi, Anne Benoit, Mathieu Faverge, Loris Marchal, Grégoire Pichon, Pierre Ramet

Project-Team ROMA

Research Report n° 9328 — February 2020 — 21 pages

Abstract: In order to express parallelism, parallel sparse direct solvers take advantage of the elimination tree to exhibit tree-shaped task graphs, where nodes represent computational tasks and edges represent data dependencies. One of the pre-processing stages of sparse direct solvers consists of mapping computational resources (processors) to these tasks. The objective is to minimize the factorization time by exhibiting good data locality and load balancing. The proportional mapping technique is a widely used approach to solve this resource-allocation problem. It achieves good data locality by assigning the same processors to large parts of the elimination tree. However, it may limit load balancing in some cases. In this paper, we propose a dynamic mapping algorithm based on proportional mapping. This new approach, named STEAL, relaxes the data locality criterion to improve load balancing. In order to validate the newly introduced method, we perform extensive experiments on the PASTIX sparse direct solver. It demonstrates that our algorithm enables better static scheduling of the numerical factorization while keeping good data locality.

Key-words: Processor mapping, load balancing, data locality, sparse direct solvers.

RESEARCH CENTRE GRENOBLE – RHÔNE-ALPES

Inovallée 655 avenue de l'Europe Montbonnot 38334 Saint Ismier Cedex

Amélioration du placement de tâches pour des solveurs directs creux

Résumé : Les solveurs parallèles directs creux se servent de l'arbre d'élimination pour obtenir des graphes de tâches sous forme d'arbres, où les nœuds représentent des tâches de calcul, et les arêtes des dépendances de données. Une des premières étapes de ces solveurs consiste à placer les tâches sur les ressources (les processeurs). Le but est de minimiser le temps de factorisation, en ayant un bon équilibrage de charge et une bonne localité des données. La technique de placement proportionnel est utilisée afin d'avoir une bonne localité: un même processeur va traiter une branche de l'arbre d'élimination et il y a peu de communications à faire lors de la factorisation. Cependant, dans certains cas, l'équilibrage de charge n'est pas parfait. Nous proposons un nouvel algorithme dynamique de placement, basé sur le placement proportionnel, qui améliore l'équilibrage de charge au prix d'une légère perte en localité. De nombreuses expériences et simulations sur le solveur direct creux PASTIX permettent de démontrer que notre algorithme permet un meilleur ordonnancement pour la factorisation numérique, tout en gardant une bonne localité des données.

Mots-clés : Placement, équilibrage de charge, localité des données, solveurs directs creux.

1 Introduction

For the solution of large sparse linear systems, we design numerical schemes and software packages for direct parallel solvers. Sparse direct solvers are mandatory when the linear system is very ill-conditioned for example [4]. Therefore, to obtain an industrial software tool that must be robust and versatile, highperformance sparse direct solvers are mandatory, and parallelism is then necessary for reasons of memory capability and acceptable solution time. Moreover, in order to solve efficiently 3D problems with several million unknowns, which is now a reachable challenge with modern supercomputers, we must achieve good scalability in time and control memory overhead. Solving a sparse linear system by a direct method is generally a highly irregular problem that provides some challenging algorithmic problems and requires a sophisticated implementation scheme in order to fully exploit the capabilities of modern supercomputers.

There are two main approaches in direct solvers: the multifrontal approach [2, 7], and the supernodal one [9, 15]. Both can be described by a computational tree whose nodes represent computations and whose edges represent transfer of data. In the case of the multifrontal method, at each node, some steps of Gaussian elimination are performed on a dense frontal matrix and the remaining Schur complement, or contribution block, is passed to the parent node for assembly. In the case of the supernodal method, the distributed memory version uses a right-looking formulation which, having computed the factorization of a supernode corresponding to a node of the tree, then immediately sends the data to update the supernodes corresponding to ancestors in the tree. In a parallel context, we can locally aggregate contributions to the same block before sending the contributions. This can significantly reduce the number of messages. Independently of these different methods, a static or dynamic scheduling of block computations can be used. For homogeneous parallel architectures, it is useful to find an efficient static scheduling.

In order to achieve efficient parallel sparse factorization, we perform the three sequential preprocessing phases:

- 1. The ordering step, which computes a symmetric permutation of the initial matrix such that the factorization process will exhibit as much concurrency as possible while incurring low fill-in.
- 2. The block symbolic factorization step, which determines the block data structure of the factorized matrix associated with the partition resulting from the ordering phase. From this block structure, one can deduce the weighted elimination quotient graph that describes all dependencies between column-blocks, as well as the supernodal elimination tree.
- 3. The block scheduling/mapping step, which consists in mapping the resulting blocks onto the processors. During this mapping phase, a static optimized scheduling of the computational and communication tasks, according to models calibrated for the target machine, can be computed.

The scheduling/mapping stage is an NP-complete problem usually solved using a proportional mapping heuristic [13]. This mono-constraint heuristic induces idle times during the numerical factorization. In this paper, we extend the proportional mapping and scheduling heuristic to reduce these idle times. We first detail in Section 2 proportional mapping heuristic with its issues and related work, before describing the original application in the context of the PASTIX solver [10] in Section 3. Then, in Section 4, we explain the introduced solution before studying its impact on a large set of test cases in Section 5. Conclusion and future working directions are presented in Section 6.

2 Problem statement and related work

Among different mapping strategies that are used by both supernodal and multifrontal sparse direct solvers, the subtree to subcube mapping [8] and the proportional mapping [13] are the most popular. These approaches consist of tree partitioning techniques, where the set of resources mapped on a node of the tree are split among disjoint subsets, each mapped to a child subtree.

The proportional mapping method performs a top-down traversal of the elimination tree, during which each node is assigned a set of computational resources. All the resources are assigned to the root node, which performs the last task. Then, the resources are split recursively following a balancing criterion. The set of resources dedicated to a node are split among its children, proportionally to their weight or any other balancing criterion. This recursive process ends at the leaves of the tree, or when entire subtrees are mapped onto a single resource.

The original version of the proportional mapping [13] computes the splitting of resources depending on the workload of each subtree, but more sophisticated metrics can also be used. In [14], a scheduling strategy was proposed for treeshaped task graphs. The time for computing a parallel task (for instance at the root node of the elimination tree) is considered as proportional to the length of the task and to a given parallel efficiency. This method was proven efficient in [3] for a multifrontal solver. The proportional mapping technique is widely used because it helps reducing the volume of data transfers due to its data locality. In addition, it allows us to exhibit both tree and node parallelism.

Note that alternative solutions to the proportional mapping have been proposed, such as the 2D block-cyclic distribution of SUPERLU [12], or the 1D cyclic distribution of SYMPACK [11]. In the latter, the non load-balanced solution is compensated by a complex and advanced communication scheme that balances the computations in the nodes to get good performance results out of this mapping strategy.

As stated earlier, sparse direct solvers commonly use the proportional mapping heuristic to distribute supernodes (a full set of columns, i.e., 1D distribution) onto the processors. This heuristic provides a set of candidate processors for each supernode, which is then refined dynamically when going up the tree, as in MUMPS [1] or PASTIX [10], with a simulation stage that affects a single processor among the candidates, while providing a static optimized scheduling. The proportional mapping stage, by its construction, may however introduce idle time in the scheduling. This is illustrated on Figure 1. The ten candidate processors of the root node are distributed among the two sons of weight respectively 4 and 6. The Gantt diagram points out the issue of considering a single criterion heuristic to set the mapping: no work is given to processor p_9 due to the low level of parallelism of the right node, whereas it could benefit to the left node.

A naive way to handle this issue is to avoid the proportional mapping stage, and consider only the scheduling stage with all processors as candidates for each node of the tree. The drawback of this method is that 1) it does not preserve the data locality, and 2) it drastically increases the complexity of the scheduling step. This solution has been implemented in the PASTIX solver for comparison, and it is referred to as ALL2ALL, since all processors are candidates to all nodes.

3 Description of the application

At a coarse-grain level, the computation can be viewed as a tree T whose vertices (or nodes) represent supernodes of the matrix, and where the dependencies are directed towards the root of the tree. Because sparse matrices usually represent physical constraints and thanks to the nested dissection used to order the matrix, nodes at the bottom of the tree are usually small and nodes at the top are much larger. Each supernode is itself a small DAG (Directed Acyclic Graph) of tasks as illustrated on Fig. 2. A more refined view shows that the dependencies between two supernodes consist of dependencies between tasks of these supernodes.

This structure in two levels allows us to both reduce the cost of the analysis stage by considering only the first level, while increasing the parallelism level during the numerical factorization with finer grain computations.

We denote by root(T) the node at the root of tree T, and by w_i the computational weight of the node i, for $1 \le i \le n$: this is the total number of operations of all tasks within node i. Also, parent(i) is the parent of node i in the tree (except for the root), and child(i) are the children nodes of i in the tree. Given a subtree T_i of T (rooted in $root(T_i)$), $W_i = \sum_{j \in T_i} w_j$ is the computational weight of this subtree.

As stated above, each node *i* of the tree is itself made of $n_i \ge 1$ tasks i_1, \ldots, i_{n_i} , whose dependencies follow a directed acyclic graph (DAG). Each of these tasks is a linear algebra kernel (such as matrix factorization, triangular



Figure 1: Illustration of proportional mapping: elimination tree on the left, and Gantt diagram on the right.

solve or matrix product) on block matrices. Hence, given a node i and its parent j = parent(i) in the tree, only some of the tasks of i need to be completed before j is started, which allows some pipelining in the processing of the tree.

When running on a parallel platform with a set P of p processors, nodes and tasks are distributed among available processing resources (processors) in order to ensure a good load-balancing. If node i is executed on alloc[i] = k processors, its execution time is $f_i(k)$; this time depends on w_i and on the structure of the DAG of tasks.

Following the structure of the application, the mapping is done in two phases: the first phase, detailed in Section 3.1, consists in using the Proportional Mapping algorithm [13] to compute a mapping of nodes to subsets of processors. The second phase, detailed in Section 3.2, refines this mapping by allocating each task of a node i to a single processor of the subset allocated to i in the first step.

3.1 Coarse-grain load balancing using proportional mapping

The proportional mapping process follows the sketch of Algorithm 1. First, all processors are allocated to the root of the tree. Then, we compute the total weight of its subtrees (i.e., the sum of the weight of their nodes), and allocate processors to subtrees so that the load is balanced. Then, we recursively apply the same procedure on each subtree.

Apart from balancing the load among branches of the tree, the proportional mapping is known for its good data locality: a processor is allocated to nodes of a single path from a leaf to the root node, and only to nodes on this path. Thus, the data produced by a node and used by its parents mostly stay on a single processor, and no data transfer is made except for the necessary redistribution of data in the upper levels of the tree. This is particularly interesting in a distributed context, where communications among processors are costly.

We can wonder if Algorithm 1 really optimizes load-balancing, as subtrees with similar total weight W_i may exhibit different levels of parallelism, and thus end up with a different completion time, as illustrated with the example



Figure 2: Structure of the computation: tree of supernodes, each made of tasks.

of Fig. 1. The formula $W_i/|P_i|$ correctly computes the duration of the subtree processing only for perfect parallelism. We propose here another mapping algorithm that optimizes the total computation time, under the constraint of perfect data locality. It iteratively adds processors to the root, and recursively to the subtree with largest completion time (see Algorithm 2). In this mapping algorithm, alloc[i] represents the number of processors allocated to node i, and endTime[i] represents the completion time of task i. We assume that the function $f_i(k)$, that gives the duration of node i on k processors, is non-increasing with k and is known to the algorithm.

Theorem 1 The *GreedyMappingInt* algorithm (Algorithm 2) computes an allocation with minimum total completion time under the constraint that each processor is only allocated to nodes on a path from a leaf to the root.

The proof is available in Appendix A. Note that this result does not require a particular speed function for tasks: it is valid when the processing time of a task does not increase with the number of processors allocated to the task.

However, both previous mapping algorithms suffer a major problem when used in a practical context, because they forbid allocating processors to more than one child of a node. First, some nodes, especially leaves, have very small weight and several of them should be mapped on the same processor. Second, allocating integer numbers of processors to nodes creates unbalanced workloads, for example, when three processors have to be allocated to two identical subtrees. All implementations of the proportional mapping tackle this problem (including the first one in [13]). For example, the actual implementation in PASTIX, as sketched in Algorithm 3, allows "border processors" to be shared among branches, and keeps track of the occupation of each processor to ensure loadbalancing. It first computes the total time needed to process the whole tree, and sets the initial availability time of each processor to an equal share of this total time. Whenever some (fraction of a) node is allocated to a processor, its availability time is reduced. Hence, if a processor is shared on two subtrees T_1, T_2 , the work allocated by T_1 is taken into account when allocating resources for T_2 . Note also that during the recursive allocation process, the subtrees are sorted by non-increasing total weights before being mapped to processors. This allows us to group small subtrees together in order to map them on a single processor, and to avoid unnecessary splitting of processors.

A 1 • 1 -	1 D (* 1	•	• 1 1	• •	1	c	
Algorithm	I Proportional	manning	with	integer	number	OT.	processors
TISOTIUMI .	I I I O P O I U O II (II)	mapping	AA TOTT	muugui	number	O1	processors

function PropMapInt (tree T, set P of processors): Allocate all processors in P to the root of tree TFor each subtree T_i of T, compute its total weight W_i Find subsets of processors P_i such that $\max(W_i/|P_i|)$ is minimal and $\sum |P_i| = |P|$ For each subtree T_i of T, call $PropMapInt(T_i, P_i)$

Algorithm 2 Greedy mapping with integer number of processors

```
function GreedyMappingInt (tree T, number of processors p):

alloc[1, 2, ..., n] = [0, ..., 0]

endTime[1, 2, ..., n] = [\infty, ..., \infty]

for k = 1, ..., p do

Call AddOneProcessor(root(T))

end for

function AddOneProcessor(task i):

alloc[i] \leftarrow alloc[i] + 1

if i is a leaf then

endTime[i] \leftarrow f_i(alloc[i]) (duration of node i on alloc[i] processors)

else

Let j be the child of i with largest endTime[j]

AddOneProcessor(j)

endTime[i] \leftarrow max_{j \in child(i)}(endTime[j]) + f_i(alloc[i])

end if
```

3.2 Refined mapping

After allocating nodes of the tree to subsets of processors, a precise mapping of each task to a processor has to be computed. In PASTIX, this is done by simulating the actual factorization, based on the prediction of both the running times of tasks and of the time needed for data transfers. The refined mapping process is detailed in Algorithm 4. Thanks to the previous phase, we know that each task can run on a subset of processors (the subset associated to the node it belongs to), called *candidate processors* for this task. We associate to each processor a ready queue, containing tasks whose predecessors have already completed, and a waiting queue, with tasks that still have some unfinished predecessor. At the beginning of the simulation, each task is put in the waiting queue of all its candidate processors (except tasks without predecessors, which are put in the ready task of their candidate processors). Queues are sorted by decreasing depth of the tasks in the graph (tasks without predecessors are ordered first). The depth considered here is an estimation of the critical path length from the task to the root of the tree T.

A ready time is associated both to tasks and processors:

- The ready time RP[k] of processor k is the completion time of the current task being processed by k (initialized with 0).
- The ready time RT[i] of task *i* is the earliest time when *i* can be started, given its input dependencies. This is at least equal to the completion time of each of its predecessors, but also takes into account the time needed for data movement, in case a predecessor of *i* is not mapped on the same processor as *i*. The ready time of tasks with non-started predecessor is set to $+\infty$.

Algorithm 3 Proportional mapping with shared processors among subtrees

function *ProportionalMappingShared* (tree *T*, number of processors *p*): for each processor $k = 1, \ldots, p$ do $avail_time[k] = \sum_{i \in T} w_i/p$ end for Call PropMapSharedRec(T, 1, p)**function** *PropMapSharedRec*(subtree *T*, indices *first_proc*, *last_proc*): if $last_proc = first_proc$ then Map all nodes in subtree T to processor first_proc $avail_time[first_proc] = avail_time[first_proc] - \sum_{i \in T} w_i$ else Map node r = root(T) to all processors in first_proc, ..., last_proc for each $k = first_proc, \ldots, last_proc$ do $avail_time[k] = avail_time[k] - w_r/(last_proc - first_proc)$ end for $next_proc \leftarrow first_proc$ Sort the subtrees of T by non-increasing total weight for each subtree T_i in this order do $cumul_time \leftarrow 0$ $\begin{array}{l} w_{subtree} \leftarrow \sum_{j \in T_i} w_j \\ \textit{first_proc_for_subtree} \leftarrow next_proc \end{array}$ while $cumul_time < w_{subtree}$ do $new_time_share \leftarrow min(w_{subtree} - cumul_time, avail_time[next_proc])$ $cumul_time \leftarrow cumul_time + new_time_share$ $avail_time[next_proc] \leftarrow avail_time[next_proc] - new_time_share$ if $avail_time[next_proc] = 0$ then $next_proc \leftarrow next_proc + 1$ end while $PropMapSharedRec(T_i, first_proc_for_subtree, next_proc)$ end for end if

4 Proposed mapping refinement

Our objective is to correct the potential load imbalance (and thus idle times) created by the proportional mapping, as outlined in Section 2, but without impacting too much the data locality. We propose a heuristic based on work stealing that extends the refined mapping phase using simulation (see Algorithm 5). Intuitively, we propose that if the simulation predicts that a processor will be idle, this processor tries to steal some tasks from its neighbors.

In the proposed refinement, we replace the update of the ready and waiting queues of the last line in Algorithm 4 by a call to UpdateQueuesWithStealing (Algorithm 5). For each processor k, we first detect if k will have some idle time, and we compute the duration d of this idle slot. This happens in particular when the ready time of the first task in its waiting queue is strictly larger than the ready time of the processor (RT[i] > RP[k]) and ready queue is empty.

for all task i do
If i is a leaf, put i in the ready queue of every processor in $candidate(i)$,
otherwise put it in the waiting queue.
end for
while all tasks have not been mapped \mathbf{do}
For each processor k, consider the triplet $\langle i, k, t \rangle$ where i is the first task
in the ready queue of processor k and t is the starting time of i on k
$(t = \max(RT[i], RP[k]))$
Consider F , the set of all such triplets
Select the triplet $\langle i, k, t \rangle$ in F with the smallest t (if ties, choose the one
with largest depth)
Schedule task i on processor k at time t
Update the ready times of processor k and of the successors of i on all their
candidate processors
Update the ready queue and waiting queue of processor k , as well as of
candidates processors of successors of i
end while

Algorithm 4 Precise scheduling and mapping using simulation

Whenever both queues are empty, the processor will be idle forever, and thus d is set to a large value. Then, if an idle time is detected (the ready queue is empty and d is a positive value), a task is stolen from a neighbor processor using function *StealTask*. Otherwise, the ready and waiting queues are updated as previously: the tasks of the waiting queue that will be freed before the processor becomes available are moved to the ready queue.

When stealing tasks, we distinguish between two cases, depending whether we use shared or distributed memory. In shared memory, the two possible victims of the task stealing operation are the two neighbors of processor k, considering that processors are arranged in a ring. In the case of distributed memory, we first try to steal from two neighbor processors within the same cluster, that is, within the set of processors that share the same memory. Stealing to a distant processor is considered only when clusters are reduced to a single element. Once steal victims are identified (set S), we consider the first task of their ready queues and select the one that can start as soon as possible. If the task is able to start during the idle slot of processor k (and thus reduce its idle time), it is then copied into its ready queue.

5 Experimental results

Experiments were conducted on the *Plafrim*¹ supercomputer, and more precisely on the miriel cluster. Each node is equipped with two INTEL XEON E5-2680v3 12-cores running at 2.50 GHz and 128 GB of memory. The INTEL MKL 2019 library is used for sequential BLAS kernels. Another shared mem-

¹https://www.plafrim.fr

Algorithm 5 Update ready and waiting queues with task stealing

```
function UpdateQueuesWithStealing(nb. of proc. p, switch IsSharedMem):
for k = 1 to p do
  if waiting_queue_k \neq \emptyset then
    Let i be the first task in waiting_queue_k
     d \leftarrow RT[i] - RP[k]
  else
    d \leftarrow +\infty
  end if
  if ready\_queue_k = \emptyset and d > 0 then
     StealTask(k, p, d, IsSharedMem)
  else
    Let i be the first task in waiting_queue_k
    while RT[i] \leq RP[k] do
       Move task i from waiting_queue_k to ready_queue_k
       Let i be the first task in waiting_queue_k
    end while
  end if
end for
function StealTask(proc. k, proc. nb. p, idle time d, switch IsSharedMem):
if IsSharedMem = false then
  set S_k \leftarrow \{k-1, k+1, k-2, k+2\}; set S \leftarrow \emptyset
  for j = 1 to 4 do
    if S_k[j] \ge 0, S_k[j] < p, S_k[j] is in the same cluster as k and |S| < 3
    then
       add S_k[j] to S
    end if
  end for
end if
if IsSharedMem = true or S is empty then
  set S \leftarrow \{k-1 \pmod{p}, k+1 \pmod{p}\}
end if
Build the set O with the first element of each ready queue of processors in S
Let o be the task of O with minimum RT[o]
if RT[o] < RP[k] + d, then insert o into ready_queue<sub>k</sub>
```



Figure 3: MPI communication number (*left*) and volume (*right*) for the three methods: PROPMAP, STEAL, and STEALLOCAL, with respect to ALL2ALL.

ory experiment was performed on the **crunch** cluster from the LIP^2 , where a node is equipped with four INTEL XEON E5-4620 8-cores running at 2.20 GHz and 378 GB of memory. On this platform, the INTEL MKL 2018 library is used for sequential BLAS kernels. The PASTIX version used for our experiments is based on the public git repository³ version at the tag 6.1.0.

In the following, the different methods used to compute the mapping are compared. All to All, referred to as ALL2ALL, and Proportional mapping, referred to as PROPMAP, are available in the PASTIX library, and the newly introduced method is referred to as STEAL. When the option to limit stealing tasks into the same MPI is enabled, we refer to it as STEALLOCAL. In all the following experiments, we compare these versions with respect to the ALL2ALL strategy, which provides the most flexibility to the scheduling algorithm to perform load balance, but does not consider data locality. The multi-threaded variant is referred to as SharedMem, while for the distributed settings, pMt stands for p MPI nodes with t threads each. All distributed settings fit within a single node.

In order to make a fair comparison between the methods, we use a set of 34 matrices issued from the SuiteSparse Matrix collection [6]. The matrix sizes range from 72K to 3M of unknowns. The number of floating point operations required to perform the LL^t , LDL^t , or LU factorization ranges from 111 GFlops to 356 TFlops, and the problems are issued from various application fields. Table 1 lists these matrices.

Communications. We first report the relative results in terms of communications among processors in different clusters (MPI nodes), which are of great importance for the distributed memory version. The number and the volume of communications normalized to ALL2ALL are depicted in Fig. 3a and

²http://www.ens-lyon.fr/LIP/

³https://gitlab.inria.fr/solverstack/pastix

Kind	Matrix	Arith.	Fact.	N	NNZA
	PFlow_742	d	LL^t	742 793	18 940 627
21/21	nd24k	d	LL^t	72000	$28 \ 715 \ 634$
20/30	lap120	d	LL^t	$1\ 728\ 000$	$6\ 868\ 800$
	Bump_2911	d	LL^t	$2 \ 911 \ 419$	$65 \ 320 \ 659$
	StocF-1465	d	LL^t	$1 \ 465 \ 137$	11 235 263
Commutational fluid demonsion	atmosmodl	d	LU	$1 \ 489 \ 752$	$10 \ 319 \ 760$
Computational huid dynamics	atmosmodd	d	LU	$1\ 270\ 432$	8 814 880
	RM07R	d	LU	$381 \ 689$	$37 \ 464 \ 962$
Dna electrophoresis	cage13	d	LU	$445 \ 315$	7 479 343
	dielFilterV3clx	z	LU	420 408	$16 \ 653 \ 308$
Electromagnetics	fem_hifreq_circuit	z	LU	491 100	$20\ 239\ 237$
	dielFilterV2clx	\mathbf{Z}	LU	$607 \ 232$	$12 \ 958 \ 252$
Magnetohydrodynamics	matr5	d	LU	485 597	24 233 141
	3Dspectralwave2	z	LDL^{h}	292 008	7 307 376
Materials	3Dspectralwave	\mathbf{Z}	LDL^h	$680 \ 943$	$30\ 290\ 827$
	boneS10	d	LL^t	914 898	28 191 660
Model reduction	CurlCurl_3	d	LDL^t	$1\ 219\ 574$	$7 \ 382 \ 096$
Model reduction	bone010	d	LL^t	986 703	$36 \ 326 \ 514$
	CurlCurl_4	d	LDL^t	$2 \ 380 \ 515$	$14 \ 448 \ 191$
Optimization	nlpkkt80	d	LDL^t	$1\ 062\ 400$	14 883 536
	ldoor	d	LL^t	952 203	23 737 339
	inline_1	d	LL^t	$503 \ 712$	$18 \ 660 \ 027$
	sparsine	d	LDL^t	50000	1 548 988
	Flan_1565	d	LL^t	$1 \ 564 \ 794$	$59\ 485\ 419$
	ML_Geer	d	LU	$1 \ 504 \ 002$	110 879 972
	audikw_1	d	LL^t	943 695	39 297 771
Standard	Fault_639	d	LL^t	638 802	$14 \ 626 \ 683$
Structural	Hook_1498	d	LL^t	$1 \ 498 \ 023$	$31\ 207\ 734$
	Transport	d	LU	$1 \ 602 \ 111$	23 500 731
	Emilia_923	d	LL^t	$923 \ 136$	$20 \ 964 \ 171$
	Geo_1438	d	LL^t	$1\ 437\ 960$	$32 \ 297 \ 325$
	Serena	d	LL^t	$1 \ 391 \ 349$	$32 \ 961 \ 525$
	Long_Coup_dt0	d	LDL^t	$1\ 470\ 152$	44 279 572
	Cube_Coup_dt0	d	LDL^t	$2\ 164\ 760$	$64 \ 685 \ 452$

Table 1: Set of real-life matrices issued from The SuiteSparse Matrix Collection [5] (except matr5 and lap120), sorted by family and number of operations.

Fig. 3b respectively. One can observe that all three strategies largely outperform the ALL2ALL heuristic, which does not take communications into account. The number of communications especially explodes with ALL2ALL as it mainly moves around leaves of the elimination tree. This creates many more communications with a small volume. This confirms the need for a proportional-mappingbased strategy to minimize the number of communications. Both numbers and volumes of communications also confirm the need for the local stealing algorithm to keep it as low as possible. Indeed, STEAL generates 6.19 times more communications on average than PROPMAP, while STEALLOCAL is as good as PROPMAP. Note the exception of the 24M1 case where STEAL and STEALLOCAL are identical. No local task can be stolen. These conclusions are similar when looking at the volume of communication with a ratio reduced to 1.92 between STEAL and PROPMAP.

Data movements. Fig. 4 depicts the number and volume of data movements normalized to ALL2ALL and summed over all the MPI nodes with different MPI settings. The data movements are defined as a write operation on the remote memory region of other cores of the same MPI node. Note that accumulations in local buffers before send, also called fan-in in sparse direct solvers, are always considered as remote write. This explains why all MPI configurations have equivalent number of data movements. As expected, proportional mapping heuristics outperform ALL2ALL by a large factor on both number and volume, which can have an important impact on NUMA architectures. Compared to PROPMAP, STEAL and STEALLOCAL are equivalent and have respectively 1.38x, and 1.32x, more number of data movements on average respectively, which translates into 9%, and 8% of volume increase. Note that in the shared memory case, STEALLOCAL behaves as STEAL as there is only one MPI node.



Figure 4: Shared memory data movements number (*left*) and volume (*right*) within MPI nodes for PROPMAP, STEAL, and STEALLOCAL, with respect to ALL2ALL.



Figure 5: Final simulation cost (*left*) and estimated factorization time (*right*) of PROPMAP, STEAL, and STEALLOCAL, normalized to ALL2ALL.

Simulation cost. Fig. 5 shows the simulation cost (duration of the refined mapping via simulation) when running PROPMAP, STEAL and STEALLOCAL with respect to ALL2ALL on the left, and it shows the simulated factorization time obtained with these heuristics. As stated in Section 2, the ALL2ALL strategy allows for more flexibility in the scheduling, hence it results in a better simulated time for the factorization in average. However, its cost is already 4x larger for this relatively small number of cores. Fig. 5a shows that the proposed heuristics have similar simulation cost to the original PROPMAP, while Fig. 5b shows that the simulated factorization time gets closer to ALL2ALL, and can even outperform it in extreme cases. Indeed, in the 24M1 case, STEAL outperforms ALL2ALL due to bad decisions taken by the latter at the beginning of the scheduling. The bad mapping of the leaves is then never recovered and induces extra communications that explain this difference. In conclusion, the proposed heuristic, STEALLOCAL, manages to generate better schedules with a better load-balance than the original PROPMAP heuristic, while generating small or no overhead on the mapping algorithm. This strategy is also able to limit the volume of communications and data movements as expected.

Factorization time for shared memory. Fig. 6 presents normalized factorization time in a shared memory environment, on both miriel and crunch machines. Note that we present only the results for STEAL, as STEALLOCAL and STEAL behave similarly in shared memory environment. On miriel, with a smaller number of cores and less NUMA effects, all these algorithms have almost similar factorization time, and present variations of a few tens of GFlop/s over 500GFlop/s in average. STEAL slightly outperforms PROPMAP, and both are slower than ALL2ALL respectively by 1% and 2% in average. On crunch, with more cores and more NUMA effects, the difference between STEAL and PROPMAP increases in favor of STEAL. Both remain slightly behind ALL2ALL, respectively by 2% and 4%; indeed, ALL2ALL outperforms them since it has the greatest flexibility, and communications have less impact in a shared memory environment.



Figure 6: Factorization time normalized to ALL2ALL on miriel and crunch.

6 Conclusion

In this paper, we revisit the classical mapping and scheduling strategies for sparse direct solvers. The goal is to efficiently schedule the task graph corresponding to an elimination tree, so that the factorization time can be minimized. Thus, we aim at finding a trade-off between data locality (focus of the traditional PROPMAP strategy) and load balancing (focus of the ALL2ALL strategy). First, we improve upon PROPMAP by proposing a refined (and optimal) mapping strategy with an integer number of processors. Next, we design a new heuristic, STEAL, together with a variant STEALLOCAL, which predicts processor idle times in PROPMAP and assigns tasks to idle processors. This leads to a limited loss of locality, but improves the load balance of PROPMAP.

Extensive experimental and simulation results, both on shared memory and distributed memory settings, demonstrate that the STEAL approach generates almost the same number of data movements than PROPMAP, hence the loss in locality is not significant, while it leads to better simulated factorization times, very close to that of ALL2ALL, hence improving the load balance of the schedule.

PASTIX has only recently been extended to work on distributed settings, and hence we plan to perform further experiments on distributed platforms, in order to assess the performance of STEAL on the numerical factorization in distributed environments. Future working directions may also include the design of novel strategies to further improve performance of sparse direct solvers.

Acknowledgments. This work is supported by the Agence Nationale de la Recherche, under grant ANR-19-CE46-0009. Experiments presented in this paper were carried out using the PlaFRIM experimental testbed, supported by Inria, CNRS (LABRI and IMB), Université de Bordeaux, Bordeaux INP and Conseil Régional d'Aquitaine (https://www.plafrim.fr/).

References

- Amestoy, P.R., Buttari, A., Duff, I.S., Guermouche, A., L'Excellent, J.Y., Uçar, B.: MUMPS. In: Padua, D. (ed.) Encyclopedia of Parallel Computing, pp. 1232–1238. Springer (2011). https://doi.org/10.1007/978-0-387-09766-4_204
- [2] Amestoy, P.R., Duff, I.S., L'Excellent, J.Y.: Multifrontal parallel distributed symmetric and unsymmetric solvers. Computer Methods in Applied Mechanics and Engineering 184(2), 501 – 520 (2000)
- Beaumont, O., Guermouche, A.: Task scheduling for parallel multifrontal methods. In: European Conference on Parallel Processing. pp. 758–766. Springer (2007)
- T.A.: [4] Davis, Direct Methods for Sparse Linear Systems. for Industrial Applied Mathematics (2006).Society and https://doi.org/10.1137/1.9780898718881
- [5] Davis, T.A., Hu, Y.: The University of Florida Sparse Matrix Collection. ACM Trans. Math. Softw. 38(1), 1:1–1:25 (Dec 2011). https://doi.org/10.1145/2049662.2049663
- [6] Davis, T.A., Hu, Y.: The University of Florida Sparse Matrix Collection. ACM Trans. Math. Softw. 38(1) (Dec 2011). https://doi.org/10.1145/2049662.2049663
- [7] Duff, I.S., Reid, J.K.: The multifrontal solution of indefinite sparse symmetric linear. ACM Trans. Math. Softw. 9(3), 302–325 (Sep 1983)
- [8] George, A., Liu, J.W., Ng, E.: Communication results for parallel sparse Cholesky factorization on a hypercube. Parallel Computing 10(3), 287–298 (1989)
- Heath, M.T., Ng, E., Peyton, B.W.: Parallel algorithms for sparse linear systems. SIAM Rev. 33(3), 420–460 (Aug 1991). https://doi.org/10.1137/1033099
- [10] Hénon, P., Ramet, P., Roman, J.: PaStiX: A High-Performance Parallel Direct Solver for Sparse Symmetric Definite Systems. Parallel Computing 28(2), 301–321 (Jan 2002)
- [11] Jacquelin, M., Zheng, Y., Ng, E., Yelick, K.A.: An Asynchronous Taskbased Fan-Both Sparse Cholesky Solver. CoRR (2016), http://arxiv. org/abs/1608.00044
- [12] Li, X.S., Demmel, J.W.: SuperLU_DIST: A Scalable Distributed-Memory Sparse Direct Solver for Unsymmetric Linear Systems. ACM Trans. Math. Softw. 29(2), 110–140 (Jun 2003). https://doi.org/10.1145/779359.779361

- [13] Pothen, A., Sun, C.: A mapping algorithm for parallel sparse Cholesky factorization. SIAM Journal on Scientific Computing 14(5), 1253–1257 (1993)
- [14] Prasanna, G.S., Musicus, B.R.: Generalized multiprocessor scheduling and applications to matrix computations. IEEE TPDS **7**(6), 650–664 (1996)
- [15] Rothburg, E., Gupta, A.: An Efficient Block-Oriented Approach to Parallel Sparse Cholesky Factorization. In: Proceedings of the 1993 ACM/IEEE Conference on Supercomputing. p. 503-512 (1993). https://doi.org/10.1145/169627.169791

A Proof of Theorem 1

For the sake of readability, we first prove the result for binary trees:

Theorem 2 On binary trees, the GreedyMappingInt algorithm (Algorithm 2) computes an allocation with minimum total completion time under the constraint that each processor is only allocated to nodes on a path from a leaf to the root.

Proof 1 We prove the theorem by induction on the number of processors. When a task has no processors allocated for it, we suppose that its execution time is infinite.

Obviously, the theorem holds when the number of processors is zero (p = 0).

We denote by S(p) the schedule produced by the *GreedyMappingInt* algorithm with p processors. Now, we suppose the theorem holds up to p processors and consider the addition of processor p + 1. We denote by T_1 and T_2 the two subtrees of the root r. We suppose w.l.o.g. that the last processor is allocated to the first subtree by the algorithm: With p processors, T_1 terminates after (or at the same time as) T_2 . By contradiction, we assume that the schedule S(p+1) given by the algorithm is not optimal.

We consider a schedule OPT(p+1), using p+1 processors, which is optimal among schedules that allocate each processor to nodes in a single path from a leaf to the root.

Then, MS(OPT(p+1)) < MS(S(p+1)), where $MS(\sigma)$ denotes the makespan of a schedule σ . We denote by $MS_r(\sigma)$ the makespan of σ without the execution time of the root, that is, the maximum time needed to finish both T_1 and T_2 . We also denote by p_1 and p_2 (resp. p_1^* and p_2^*) the number of processors allocated to the subtree T_1 and T_2 by S(p+1) (resp. OPT(p+1)). We distinguish three cases:

- **Case 1**, $p_1 + 1 = p_1^*$: As the two schedules *S* and *OPT* use all of the processors, $p_2^* = p_2$ holds. By the induction hypothesis, the algorithm is optimal with $p_1 + 1 \leq p$ and $p_2 \leq p$ processors. Then, it is optimal on T_1 and T_2 . Therefore, S(p+1) is optimal on the whole tree, which contradicts the assumption.
- **Case 2**, $p_1 + 1 < p_1^*$: In this case, *OPT* allocates more processors to T_1 than *S*. So, *OPT* has to allocate less processors to T_2 than *S*: $p_2^* < p_2$, so, $p_2^* \leq p_2 + 1$.

Let k be the last iteration where the algorithm GreedyMappingInt allocates a processor to T_2 . More formally; $k = min\{q|alloc(T_2) = p_2 \text{ in } S(q)\}$. At the k^{th} iteration, $alloc(T_1) = k - p_2$.



Figure 7: Case 2 in the proof of Theorem 2.

We consider the time needed to finish the two subtrees in OPT(p+1):

$$\begin{split} MS_r(OPT(p+1)) &\geq & \text{completion time of } T_2 \text{ in } OPT(p+1) \\ &\geq & MS(T_2(p_2^*)) \\ &\geq & MS(T_2(p_2-1)) & \text{ as } p_2^* \leqslant p_2 - 1 \\ &\geq & MS_r(S(k-1)) & (T_2 \text{ is the last task in } S(k-1)) \\ &\geq & MS_r(S(k)) \\ &\geq & MS_r(S(p+1)) \end{split}$$

The last inequality is valid as adding processors will not give a longer makespan: we assume that the function $f_i(k)$, that gives the duration of node *i* on *k* processors, is non-decreasing.

As OPT and S(p+1) allocate p+1 processors to the root, we conclude that $MS(OPT(p+1)) \ge MS(S(p+1))$, and this contradicts the fact that S(p+1) is not optimal (see Figure 7).

Case 3: $p_1 + 1 > p_1^*$ In this case $p_1 + 1 > p_1^*$. So, $p_1 \ge p_1^*$.

Then,

$$\begin{aligned} MS_r(OPT(p+1)) & \geq & completion \ time \ of \ T_1 \ in \ OPT(p+1) \\ & \geq & MS(T_1(p_1^*)) \\ & \geq & MS(T_1(p_1)) \\ & as \ p_1 \geq p_1^* \end{aligned}$$

So, $MS_r(OPT(p+1)) \ge MS_r(S(p+1))$, because both schedules allocate p+1 processors to the root. Therefore, $MS(OPT(p+1)) \ge MS(S(p+1))$, which contradicts the fact that S(p+1) is not optimal.

We conclude that the algorithm GreedyMappingInt is optimal with p + 1 processors.

We now prove that the algorithm GreedyMappingInt is also optimal on general trees.

Proof 2 (Theorem 1) The proof is similar to the previous one. Instead of having two subtrees, we consider the k subtrees T_1, T_2, \dots, T_k of the root. W.l.o.g., we suppose that during the $p + 1^{th}$ step, GreedyMappingInt allocates the last processor to T_1 . Three cases are distinguished and treated as follows.

- **Case 1** S(p+1) and OPT(p+1) allocate the same number of processors to each subtree. In this case, the induction hypothesis is used as in the previous proof.
- **Case 2** *OPT* allocates more processors to a subtree T_1 ($p_1^* > p_1 + 1$). In this case, there is at least another subtree T_i where *OPT* allocates less processors than S(p+1) ($p_i^* < p_i$). We use the same analysis as the second case of the previous proof by changing T_2 into T_i .
- **Case 3** *OPT* allocates less processors to the subtree T_1 ($p_1^* < p_1 + 1$). In this case, the exact same analysis used in the third case of the previous proof can be performed.



RESEARCH CENTRE GRENOBLE – RHÔNE-ALPES

Inovallée 655 avenue de l'Europe Montbonnot 38334 Saint Ismier Cedex Publisher Inria Domaine de Voluceau - Rocquencourt BP 105 - 78153 Le Chesnay Cedex inria.fr

ISSN 0249-0803