<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-02321772</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-19T18:21:22+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Analysis of Bridge Defects in STT-MRAM Cells Under Process Variations and a Robust DFT Technique for Their Detection</title>
            <author role="aut">
              <persName>
                <forename type="first">Victor</forename>
                <surname>Champac</surname>
              </persName>
              <email type="md5">2d9c8fa5e7918500e689ac9abaded736</email>
              <email type="domain">inaoep.mx</email>
              <idno type="idhal" notation="numeric">1056427</idno>
              <idno type="halauthorid" notation="string">1675802-1056427</idno>
              <affiliation ref="#struct-85888"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Andres</forename>
                <surname>Gomez</surname>
              </persName>
              <email type="md5">fc1999e68c775c35ec92061f187405e4</email>
              <email type="domain">inaoep.mx</email>
              <idno type="idhal" notation="numeric">1056428</idno>
              <idno type="halauthorid" notation="string">1675803-1056428</idno>
              <affiliation ref="#struct-85888"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Freddy</forename>
                <surname>Forero</surname>
              </persName>
              <email type="md5">7c5cbfce92dfc0d7d2c29bbeb26eec8d</email>
              <email type="domain">inaoep.mx</email>
              <idno type="idhal" notation="numeric">1056429</idno>
              <idno type="halauthorid" notation="string">1314273-1056429</idno>
              <idno type="ORCID">https://orcid.org/0000-0001-9939-0974</idno>
              <affiliation ref="#struct-85888"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Kaushik</forename>
                <surname>Roy</surname>
              </persName>
              <email type="md5">9cd95f61381040b7063ea1178c53de3d</email>
              <email type="domain">ecn.purdue.edu</email>
              <idno type="idhal" notation="numeric">1056430</idno>
              <idno type="halauthorid" notation="string">106083-1056430</idno>
              <affiliation ref="#struct-70805"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2019-10-21 14:55:31</date>
              <date type="whenModified">2026-01-11 10:10:02</date>
              <date type="whenReleased">2019-10-21 15:10:06</date>
              <date type="whenProduced">2018-10-08</date>
              <date type="whenEndEmbargoed">2022-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-02321772v1/document">
                <date notBefore="2022-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-02321772v1/file/485996_1_En_11_Chapter.pdf" id="file-2321772-2237366">
                <date notBefore="2022-01-01"/>
              </ref>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-02321772</idno>
            <idno type="halUri">https://inria.hal.science/hal-02321772</idno>
            <idno type="halBibtex">champac:hal-02321772</idno>
            <idno type="halRefHtml">&lt;i&gt;26th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)&lt;/i&gt;, Oct 2018, Verona, Italy. pp.207-231, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-030-23425-6_11"&gt;&amp;#x27E8;10.1007/978-3-030-23425-6_11&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">26th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2018, Verona, Italy. pp.207-231, &amp;#x27E8;10.1007/978-3-030-23425-6_11&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-2321772-2237366"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-561" corresp="IFIP-AICT">VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Analysis of Bridge Defects in STT-MRAM Cells Under Process Variations and a Robust DFT Technique for Their Detection</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Victor</forename>
                    <surname>Champac</surname>
                  </persName>
                  <email type="md5">2d9c8fa5e7918500e689ac9abaded736</email>
                  <email type="domain">inaoep.mx</email>
                  <idno type="idhal" notation="numeric">1056427</idno>
                  <idno type="halauthorid" notation="string">1675802-1056427</idno>
                  <affiliation ref="#struct-85888"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Andres</forename>
                    <surname>Gomez</surname>
                  </persName>
                  <email type="md5">fc1999e68c775c35ec92061f187405e4</email>
                  <email type="domain">inaoep.mx</email>
                  <idno type="idhal" notation="numeric">1056428</idno>
                  <idno type="halauthorid" notation="string">1675803-1056428</idno>
                  <affiliation ref="#struct-85888"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Freddy</forename>
                    <surname>Forero</surname>
                  </persName>
                  <email type="md5">7c5cbfce92dfc0d7d2c29bbeb26eec8d</email>
                  <email type="domain">inaoep.mx</email>
                  <idno type="idhal" notation="numeric">1056429</idno>
                  <idno type="halauthorid" notation="string">1314273-1056429</idno>
                  <idno type="ORCID">https://orcid.org/0000-0001-9939-0974</idno>
                  <affiliation ref="#struct-85888"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Kaushik</forename>
                    <surname>Roy</surname>
                  </persName>
                  <email type="md5">9cd95f61381040b7063ea1178c53de3d</email>
                  <email type="domain">ecn.purdue.edu</email>
                  <idno type="idhal" notation="numeric">1056430</idno>
                  <idno type="halauthorid" notation="string">106083-1056430</idno>
                  <affiliation ref="#struct-70805"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>26th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)</title>
                  <date type="start">2018-10-08</date>
                  <date type="end">2018-10-10</date>
                  <settlement>Verona</settlement>
                  <country key="IT">Italy</country>
                </meeting>
                <editor>Nicola Bombieri</editor>
                <editor>Graziano Pravadelli</editor>
                <editor>Masahiro Fujita</editor>
                <editor>Todd Austin</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer International Publishing</publisher>
                  <biblScope unit="serie">VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms</biblScope>
                  <biblScope unit="volume">AICT-561</biblScope>
                  <biblScope unit="pp">207-231</biblScope>
                  <date type="datePub">2019</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-030-23425-6_11</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">FinFET</term>
                <term xml:lang="en">Design-For-Test</term>
                <term xml:lang="en">Test</term>
                <term xml:lang="en">Short defect</term>
                <term xml:lang="en">STT-MRAM</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>Spin-Transfer-Torque Magnetic RAM (STT-MRAM) is a promising non-volatile memory technology due to its ultra-integration density capability, nanosecond speeds for reading and writing operations and CMOS/FinFET fabrication process compatibility. STT-MRAMs may be affected by manufacturing defects, which may be challenging to detect under process variations in deeply scaled semiconductor technologies. Because of this, the importance of test techniques to target defects in this emerging memory technology. In this work, an STT-MRAM bit-cell is presented with its states due to the magnetic orientation of the ferromagnetic layers. The read and write operations of an STT-MRAM cell, including the read and write circuits, are revised in the scope of this work. The write time definition for an STT-MRAM cell is also revised. A defect model is used to analyze the STT-MRAM cell under short defects in the presence of process variations. A Design-For-Test (DFT) circuit to detect short defects in the STT-MRAM cells is proposed. The proposed methodology is based on the observation that a short defect modifies the amplitude of the currents entering and leaving the memory cell. Hence, the current difference between the currents entering and leaving the memory cell is used to discriminate between good cells and defective cells. The proposed DFT circuitry is robust to process-induced parameters variations in the memory cell. In such a way, defects detection probabilities are increased, and a high-quality product can be guaranteed.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-85888" status="VALID">
          <orgName>Instituto Nacional de Astrofísica, Óptica y Electrónica</orgName>
          <orgName type="acronym">INAOE</orgName>
          <date type="start">1971-01-01</date>
          <desc>
            <address>
              <addrLine>Luis Enrique Erro 1, Sta María Tonanzintla, 72840 Puebla, Pue., Mexique</addrLine>
              <country key="MX"/>
            </address>
            <ref type="url">http://www.inaoe.gob.mx/</ref>
          </desc>
        </org>
        <org type="regrouplaboratory" xml:id="struct-70805" status="VALID">
          <orgName>Department of Statistics [West Lafayette]</orgName>
          <desc>
            <address>
              <addrLine>Purdue University, 150 N. University St., West Lafayette, IN 47907-2067</addrLine>
              <country key="US"/>
            </address>
            <ref type="url">https://www.stat.purdue.edu</ref>
          </desc>
          <listRelation>
            <relation active="#struct-147250" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-147250" status="VALID">
          <idno type="ROR">https://ror.org/02dqehb95</idno>
          <orgName>Purdue University [West Lafayette]</orgName>
          <desc>
            <address>
              <addrLine>Hovde Hall, 610 Purdue Mall, West Lafayette, IN 47907</addrLine>
              <country key="US"/>
            </address>
            <ref type="url">https://www.purdue.edu/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>