<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-02319794</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-03T19:57:07+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Pushing the Limits Further: Sub-Atomic AES</title>
            <author role="aut">
              <persName>
                <forename type="first">Markus</forename>
                <forename type="middle">Stefan</forename>
                <surname>Wamser</surname>
              </persName>
              <email type="md5">fab8ab493a06dc8043dc1057d78cd295</email>
              <email type="domain">tum.de</email>
              <idno type="idhal" notation="numeric">1056271</idno>
              <idno type="halauthorid" notation="string">1674429-1056271</idno>
              <affiliation ref="#struct-132871"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Georg</forename>
                <surname>Sigl</surname>
              </persName>
              <email type="md5">70e1ae2bf8ef2c70c5aff674c27cea05</email>
              <email type="domain">tum.de</email>
              <idno type="idhal" notation="numeric">1056272</idno>
              <idno type="halauthorid" notation="string">1100486-1056272</idno>
              <affiliation ref="#struct-132871"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2019-10-18 11:42:20</date>
              <date type="whenModified">2026-02-07 05:17:22</date>
              <date type="whenReleased">2019-10-18 13:08:47</date>
              <date type="whenProduced">2017-10-23</date>
              <date type="whenEndEmbargoed">2022-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-02319794v1/document">
                <date notBefore="2022-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-02319794v1/file/479099_1_En_11_Chapter.pdf" id="file-2319794-2235602">
                <date notBefore="2022-01-01"/>
              </ref>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-02319794</idno>
            <idno type="halUri">https://inria.hal.science/hal-02319794</idno>
            <idno type="halBibtex">wamser:hal-02319794</idno>
            <idno type="halRefHtml">&lt;i&gt;25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)&lt;/i&gt;, Oct 2017, Abu Dhabi, United Arab Emirates. pp.220-239, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-030-15663-3_11"&gt;&amp;#x27E8;10.1007/978-3-030-15663-3_11&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.220-239, &amp;#x27E8;10.1007/978-3-030-15663-3_11&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-2319794-2235602"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-500" corresp="IFIP-AICT">VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Pushing the Limits Further: Sub-Atomic AES</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Markus</forename>
                    <forename type="middle">Stefan</forename>
                    <surname>Wamser</surname>
                  </persName>
                  <email type="md5">fab8ab493a06dc8043dc1057d78cd295</email>
                  <email type="domain">tum.de</email>
                  <idno type="idhal" notation="numeric">1056271</idno>
                  <idno type="halauthorid" notation="string">1674429-1056271</idno>
                  <affiliation ref="#struct-132871"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Georg</forename>
                    <surname>Sigl</surname>
                  </persName>
                  <email type="md5">70e1ae2bf8ef2c70c5aff674c27cea05</email>
                  <email type="domain">tum.de</email>
                  <idno type="idhal" notation="numeric">1056272</idno>
                  <idno type="halauthorid" notation="string">1100486-1056272</idno>
                  <affiliation ref="#struct-132871"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)</title>
                  <date type="start">2017-10-23</date>
                  <date type="end">2017-10-25</date>
                  <settlement>Abu Dhabi</settlement>
                  <country key="AE">United Arab Emirates</country>
                </meeting>
                <editor>Michail Maniatakos</editor>
                <editor>Ibrahim (Abe) M. Elfadel</editor>
                <editor>Matteo Sonza Reorda</editor>
                <editor>H. Fatih Ugurdag</editor>
                <editor>José Monteiro</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer International Publishing</publisher>
                  <biblScope unit="serie">VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things</biblScope>
                  <biblScope unit="volume">AICT-500</biblScope>
                  <biblScope unit="pp">220-239</biblScope>
                  <date type="datePub">2019</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-030-15663-3_11</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">S-Box</term>
                <term xml:lang="en">Block cypher</term>
                <term xml:lang="en">ASIC</term>
                <term xml:lang="en">8-bit-serial</term>
                <term xml:lang="en">Lightweight</term>
                <term xml:lang="en">AES</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>The recent trend to connect a plethora of sensors, embedded and ubiquitous systems with low computing power, in short the rise of the Internet of Things, has created a great demand for compact, lightweight and cheap to produce implementations of cryptographic primitives.One approach to meet this demand is the development and standardisation of new tailored primitives, most prominently PRESENT. Yet, the wide proliferation of the Advanced Encryption Standard and the trust it earned through its long history of withstanding cryptanalysis spurred anew the search for small, lightweight implementations of AES.Among the smallest published architectures is the AtomicAES design by Banik et al., who reported a design size of just over 2000 GE.Here we present a new 8-bit serial architecture that has been designed from careful observation of the minimum required connections between storage elements to support all dataflows required for execution of the algorithm. While we reach similar conclusions to previous publications, the new architecture enables us to push the area requirement for a fully featured AES primitive further down by more than 8% from the area requirement of AtomicAES while offering more functionality.Along the way we also answer in the affirmative the open question whether the AES reverse keyschedule can be implemented with negligible hardware overhead based on the forward keyschedule.Our design sets a new record for an 8-bit serial architecture with full functionality for encryption and decryption including the keyschedule, as well as for a sole encryption architecture. Furthermore our design is flexible enough to allow scaling the S-Box architecture from single-cycle to multi-stage pipelined approaches as are required for high operation frequencies or for protection against side-channel attacks. We demonstrate this by instantiating the design with a serial version of the S-Box to reduce the area requirement even further.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-132871" status="VALID">
          <idno type="IdRef">031660150</idno>
          <idno type="ISNI">0000000123369749</idno>
          <idno type="ROR">https://ror.org/02kkvpp62</idno>
          <idno type="Wikidata">Q157808</idno>
          <orgName>Technische Universität Munchen = Technical University Munich = Université Technique de Munich</orgName>
          <orgName type="acronym">TUM</orgName>
          <date type="start">1868-01-01</date>
          <desc>
            <address>
              <addrLine>Arcisstrasse 21, D- 80333 München</addrLine>
              <country key="DE"/>
            </address>
            <ref type="url">https://www.tum.de</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>