<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-02319786</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-12T11:06:21+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling</title>
            <author role="aut">
              <persName>
                <forename type="first">Roberto</forename>
                <forename type="middle">G.</forename>
                <surname>Rizzo</surname>
              </persName>
              <idno type="halauthorid">1291763-0</idno>
              <affiliation ref="#struct-6571"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Valentino</forename>
                <surname>Peluso</surname>
              </persName>
              <idno type="halauthorid">1291762-0</idno>
              <affiliation ref="#struct-6571"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Andrea</forename>
                <surname>Calimera</surname>
              </persName>
              <email type="md5">e3346999a5e3a5ac0ad2f81c701c66d8</email>
              <email type="domain">polito.it</email>
              <idno type="idhal" notation="numeric">1025753</idno>
              <idno type="halauthorid" notation="string">1291744-1025753</idno>
              <affiliation ref="#struct-6571"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Jun</forename>
                <surname>Zhou</surname>
              </persName>
              <idno type="idhal" notation="numeric">791636</idno>
              <idno type="halauthorid" notation="string">891214-791636</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-6793-3169</idno>
              <affiliation ref="#struct-373746"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2019-10-18 11:42:04</date>
              <date type="whenModified">2022-08-05 14:33:27</date>
              <date type="whenReleased">2019-10-18 13:08:49</date>
              <date type="whenProduced">2017-10-23</date>
              <date type="whenEndEmbargoed">2022-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-02319786v1/document">
                <date notBefore="2022-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-02319786v1/file/479099_1_En_8_Chapter.pdf" id="file-2319786-2235596">
                <date notBefore="2022-01-01"/>
              </ref>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-02319786</idno>
            <idno type="halUri">https://inria.hal.science/hal-02319786</idno>
            <idno type="halBibtex">rizzo:hal-02319786</idno>
            <idno type="halRefHtml">&lt;i&gt;25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)&lt;/i&gt;, Oct 2017, Abu Dhabi, United Arab Emirates. pp.153-177, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-030-15663-3_8"&gt;&amp;#x27E8;10.1007/978-3-030-15663-3_8&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.153-177, &amp;#x27E8;10.1007/978-3-030-15663-3_8&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-2319786-2235596"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-500" corresp="IFIP-AICT">VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Roberto</forename>
                    <forename type="middle">G.</forename>
                    <surname>Rizzo</surname>
                  </persName>
                  <idno type="halauthorid">1291763-0</idno>
                  <affiliation ref="#struct-6571"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Valentino</forename>
                    <surname>Peluso</surname>
                  </persName>
                  <idno type="halauthorid">1291762-0</idno>
                  <affiliation ref="#struct-6571"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Andrea</forename>
                    <surname>Calimera</surname>
                  </persName>
                  <email type="md5">e3346999a5e3a5ac0ad2f81c701c66d8</email>
                  <email type="domain">polito.it</email>
                  <idno type="idhal" notation="numeric">1025753</idno>
                  <idno type="halauthorid" notation="string">1291744-1025753</idno>
                  <affiliation ref="#struct-6571"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Jun</forename>
                    <surname>Zhou</surname>
                  </persName>
                  <idno type="idhal" notation="numeric">791636</idno>
                  <idno type="halauthorid" notation="string">891214-791636</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-6793-3169</idno>
                  <affiliation ref="#struct-373746"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)</title>
                  <date type="start">2017-10-23</date>
                  <date type="end">2017-10-25</date>
                  <settlement>Abu Dhabi</settlement>
                  <country key="AE">United Arab Emirates</country>
                </meeting>
                <editor>Michail Maniatakos</editor>
                <editor>Ibrahim (Abe) M. Elfadel</editor>
                <editor>Matteo Sonza Reorda</editor>
                <editor>H. Fatih Ugurdag</editor>
                <editor>José Monteiro</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer International Publishing</publisher>
                  <biblScope unit="serie">VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things</biblScope>
                  <biblScope unit="volume">AICT-500</biblScope>
                  <biblScope unit="pp">153-177</biblScope>
                  <date type="datePub">2019</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-030-15663-3_8</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Data-Driven Voltage-Over-Scaling</term>
                <term xml:lang="en">Error-resilient applications</term>
                <term xml:lang="en">Energy optimization</term>
                <term xml:lang="en">Error Detection-Correction</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>An efficient implementation of voltage over-scaling policies for ultra-low power ICs passes through the design of on-chip Error Detection and Correction (EDC) mechanisms that can provide continuous feedback about the health of the circuit. The key components of a EDC architecture are embedded timing sensors that check the compliance of timing constraints at run-time and drives the computation to safely evolve toward the minimum energy point.While most of the existing EDC solutions, e.g., Razor [1], have proved hardly applicable to circuits other than pipelined processors, our recent work [2] introduced a lightweight EDC alternative for general sequential circuits, what we called Early Bird Sampling (EBS). As a key strength, EBS reduces the design overhead by means of a dynamic short path padding that alleviates the overhead of timing sensors placement. Moreover, EBS implements an error correction mechanism based on local logic-masking, a technique that is well suited for digital IPs w/o an instruction-set. These features make EBS a viable solution to devise Data-Driven Voltage Over-Scaling (DD-VOS) for error-resilient applications.Aim of this work is to recap the EBS strategy and quantify its figures of merit under different power management scenarios. We thereby provide accurate overhead assessment for different benchmarks and run under different DD-VOS policies. Comparison against a state-of-art EDC scheme, i.e., Razor, demonstrates EBS shows affordable area penalty (3.6% against 71.6% of Razor), still improving the efficiency of DD-VOS. Indeed, EBS leads circuits through lower energy-per-operation (savings w.r.t. Razor range from 36.2% to 40.2%) at negligible performance loss, from 2% to 5% (as much as Razor).</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-6571" status="VALID">
          <idno type="IdRef">034390626</idno>
          <idno type="ISNI">0000000419370343</idno>
          <idno type="ROR">https://ror.org/00bgk9508</idno>
          <orgName>Politecnico di Torino = Polytechnic of Turin</orgName>
          <orgName type="acronym">Polito</orgName>
          <date type="start">1859-01-01</date>
          <desc>
            <address>
              <addrLine>Politecnico di Torino - Corso Duca degli Abruzzi, 24 10129 Torino</addrLine>
              <country key="IT"/>
            </address>
            <ref type="url">http://www.polito.it/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-373746" status="VALID">
          <idno type="ROR">https://ror.org/04qr3zq92</idno>
          <orgName>University of Electronic Science and Technology of China [Chengdu]</orgName>
          <orgName type="acronym">UESTC</orgName>
          <desc>
            <address>
              <addrLine>4 Jianshe North Rd 2nd Section, Chenghua, Chengdu, Sichuan, Chine, 610051</addrLine>
              <country key="CN"/>
            </address>
            <ref type="url">https://en.uestc.edu.cn/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>