

Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication

Chen-Fu Chien, Yun-Siang Lin, Yu-Shin Tan

▶ To cite this version:

Chen-Fu Chien, Yun-Siang Lin, Yu-Shin Tan. Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication. IFIP International Conference on Advances in Production Management Systems (APMS), Aug 2018, Seoul, South Korea. pp.73-80, 10.1007/978-3-319-99707-0_10. hal-02177870

HAL Id: hal-02177870 https://inria.hal.science/hal-02177870

Submitted on 9 Jul 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

CONSTRUCTING A METROLOGY SAMPLING FRAMEWORK FOR IN-LINE INSPECTION IN SEMICONDUCTOR FABRICATION

Chen-Fu Chien [0000-0003-3328-4946], Yun-Siang Lin [0000-0003-4933-7838] and Yu-Shin Tan

Department of Industrial Engineering & Engineering Management, National Tsing Hua University, Hsinchu 30043, Taiwan, R.O.C

Abstract. Due to the shrinking IC device geometries and increasing interconnect layers, process complexity has been rapidly increasing and leads to higher manufacturing costs and longer cycle time. Thus, in-line metrology is set at various steps to inspect the wafer in real time, which often causes lots of inspection costs and also increases cycle time. This study aims to develop a framework for in-line metrology sampling to determine the optimal sampling strategy in the light of different objectives to reduce extra cost and cycle time.

Keywords: Bayesian Decision Analysis, Sampling Frequency, WIP Metrology, Inspection, Quality control, Equipment Efficiency

1 INTRODUCTION

In the wafer fabrication process, a number of inspection and measurement stations are set to monitor the process parameters and to find the problems in the early stage[1]. Due to limited capacities and costs for in-line wafer inspection, only certain wafers are inspected among a specific number of lots. Considering the high inspection cost[2], an effective sampling strategy for allocating the finite capacity has always played a huge role in yield management[3]. Meanwhile, given the characteristics of the semi-conductor industry, such as short product life cycles, changing demand of customers, keen competition in the market, and high manufacturing cost, a semiconductor company should seek to cut back on unnecessary inspection cost and production time to increase the overall profit.

Although there are several existing studies for IC sampling strategy[4] in defect / particle inspection, little re-search has addressed with metrology sampling[1, 5] regarding the critical dimension or thin film. In-line metrology was to inspect the WIP in real time. Even though virtual metrology becomes popular recently[6], enterprises do not trust in this technology due to its uncertainty. Currently, the sampling metrology numbers and sampling frequency are still decided via the engineers' experience, and may vary from person to person.

The purpose of this study is to develop a full decision framework for statistically determining the optimal sampling strategy for in-line inspection in wafer fabrication. Moreover, we also explored how different sampling strategies could affect the cost of quality (COQ) and conducted an empirical analysis in a semiconductor factory. The

constructed model and result may effectively help the engineers to decide the optimal sampling frequency in terms of product types and the cost of quality, which could enable full utilization of the machines and improve the product yield.

The remains of this paper are organized as follows: Section 2 reviews the studies related to the fundamentals of proposed framework. Section 3 shows the proposed method. Section 4 presents an empirical study. Section 5 concludes of the developed method and discussion on further studies to deal with the complex in-line metrology sampling process.

2 FUNDAMENTAL

The notations used in this research are defined as follows.

 θ_w : nature state of a wafer

 $\theta_{\rm L}$: nature state of a lot

 $\pi(\theta_{wi})$: prior probability of a wafer in state i

 $\pi(\theta_{\text{Li}})$: prior probability of a lot in state i

A_w: set of actions in a wafer

A_L: set of actions in a lot

 N_d : total number of dies in a wafer

 N_w : total number of wafers in a lot

 n_d : sample size for a wafer

 n_w : sample size for a lot

 k_d : number of out of spec dies in sampled dies

y : number of bad wafers in sampled wafers

z: number of rejection wafers in sampled wafers

 $\delta_1(x)$: decision rule for an inspected wafer

 $\delta_2(z)$: decision rule for an inspected lot

 c_1 : acceptance number of a wafer

 c_2 : acceptance number of a lot

v : sampling frequency

Cq: cost of per lot quality loss

Cs: sampling cost per lot

In practice, it costs tremendously to inspect every wafer in every lot. Without fullinspection, engineers only can infer the true quality of the product by prior probability, a subjective judgment of possibility, or by the latest evidence from sampled wafers and dies in a lot. According to the evidences, engineers may revise prior probability to posterior probability and determine proper actions: reject or accept a lot. Baye's theorem illustrate the revision of probability as

 $P(H \mid E) \propto P(H) \cdot P(E \mid H)$

A decision to take appropriate actions based on sample data and the probability revision is call "Bayesian decision analysis".

2.1 Bayesian decision analysis.

Bayesian decision discusses how to get extra information form appropriate sampling method, and update expected loss for feasible schemes from extra information to select a scheme with the minimum expected loss. According to Bayesian Theorem, decision makers can revise prior probability based on the sample information, and reappraise the expected value of each alternative. Chien, Hsu, Peng and Wu [4] applied Bayesian decision analysis and proposed a heuristic framework for sampling the particle or defect in wafer fabrication to provide the best sampling frequency and control limits. In addition, Chien, Wang and Wang [7] used Bayesian decision analysis to construct a IC final testing strategy for enhancing overall operational effectiveness. Figure 1 [8] shows a conceptual framework of Bayesian decision analysis.

There are three basic decision elements in Baye's decision analysis: parameter space, sample space and action space. Parameter space Ω is composed of possible states of nature θ_j , i.e., $\Omega = \{\theta_j\}$. We assume that there is a set of possible actions, a jointly constituting the action space *A* (i.e., $A = \{a_i\}$). Sample space is composed of sampled

data.



Fig. 1. Bayesian decision analysis [8]

When θ is not exactly know, we can get prior probability $\pi(\theta_j)$ of θ based on some mixture of subjective judgments and objective evidence. In many circumstances we may have some additional information provided from sample data x, with likelihood function $p_{\theta}(x)$ obtained from an experiment whose outcomes depend on the value θ . If we ignore prior information of θ , sample data alone can be used for choosing the action. Let the decision rule $\delta(x)$ specify the action in A corresponding to the evidence data x. That is, $\delta(x)$ is a decision rule that maps X to A. Furthermore, there is a function $L(a,\theta)$ defined on the $A \times \Omega$ space, where $L(a,\theta)$ measures the loss which arises if we take action a when the state of nature is θ .

Any decision rule δ (.) can be assessed in terms of long-term expected loss; that is, the average loss for different data might arise. For any decision rule $\delta(x)$, we consider the risk function as follows:

$$R(\delta(x),\theta) = \int_{x} L(\delta(x),\theta) p_{\theta}(x) dx$$
(1)

If in addition to sample data, one may weigh the risk function by $\pi(\theta)$ and compute the summary measure (e.g. expected risk) as a basis for choosing between different decision rules. That is, Baye's risk is defined as follows:

$$r(\delta,\pi) = \int_{\Omega} \int_{X} L(\delta(X),\theta) \cdot p_{\theta}(x) \cdot \pi(\theta) \cdot dx \cdot d\theta$$
(2)

The best decision rule is the one that has the minimum mean risk with respect to variations in θ ; that is,

$$\min_{\delta} r(\delta, \theta) \tag{3}$$

3 APPROACH

The proposed framework of sampling strategy is constructed based on Bayesian decision analysis as shown in figure 2. In particular, three Bayesian decision elements in the proposed sampling framework are defined as follows.

Parameter space is the true quality of population and comprises two states: θ_1 =good and θ_2 = bad since the true quality would either meet or fail quality requirement. Sample space X indicates the unqualified number in sample n drawn from population N. Action space contains two actions: a_1 = accept and a_2 = reject. Depend on decision rule (acceptance sampling plan) $\delta(x)$, if random variable x is lower than a criteria which is determined in advance we will accept this population. Otherwise, we will reject this population.

First, let us consider a sampling plan in a wafer. Suppose there are N_d dies in a wafer. The parameter space of a wafer θ_w consists of two states: $\theta_{w1} = \text{good}$ wafer and θ_{w2} .= bad wafer since the true quality of a wafer would either meet or fail quality requirement. n_d dies are drawn from a wafer to inspect and x denotes the number of dies that do not meet quality requirement. According to the decision rule $\delta_1(x)$, $x \le c_1$ means that we do not have sufficient evidence to reject this wafer conform to our requirement, we should not reject this wafer. Otherwise, $x > c_1$ means the wafer does

not meet our requirement and thus should be rejected. A wafer state of nature includes good and bad state, $\Omega_w = \{ \theta_{w1} = \text{good wafer}, \theta_{w2} = \text{bad wafer} \}$, and $\pi(\theta_{w1}) = p(\text{good wafer})$, $\pi(\theta_{w2}) = p(\text{bad wafer})$. Action space in a wafer is $A_w = \{a_1 = accept, a_2 = reject\}$ and sample space X is the possible unqualified number of dies in n_d dies.



Fig. 2. Conceptual framework of Bayesian decisions for an inspected lot

Similar to a wafer, the state of nature of a lot consists of good lot and bad lot, i.e., $\Omega_L = \{ \theta_{L1} = \text{good lot}, \theta_{L2} = \text{bad lot} \}$, and $\pi(\theta_{L1}) = p(\text{good lot}) \ \pi(\theta_{L2}) = p(\text{bad lot})$. Action space in a lot is $A_L = \{a_1 = accept, a_2 = reject\}$ and sample space y is the possible unqualified number of wafers in n_w wafers that are drown form a lot with N_w wafers.

However, in wafer fabrications, in-line metrology inspection is executed by sampling some wafers in an inspection lot and some dies in every sampled wafer, then integrate the decision result from individual sampled wafer to determine accept or reject this lot. Thus, in addition to basic Bayesian decision elements, there is an extra random variable z accounts the number of being rejected wafers in sample n_w wafers. Not only the decision making of a wafer, but number of bad wafers in our sampled n_w wafers also effect z. Combine random variable z and decision rule $\delta_2(z)$ in a lot, if the value z is less than acceptance quality level c_2 we think that every wafer in the lot

is meet quality requirement and accept this lot. Otherwise, if the value z exceed c_2 , we will reject this lot.

Because the nature state of a wafer uncertainly, and N_w wafers comprise a lot, it means that the state of a lot also uncertainly. Based on nature state of a wafer or a lot, a decision making is possible to make wrong and increase the producer risk or consumer risk simultaneously. The producer risk is meant that the wafer or lot was rejected under the wafer or lot was good. The consumer risk is meant that the wafer or lot was accepted under the wafer or lot was bad.

Producer risk = p (reject a product | product is good) = α Consumer risk = p(accept a product | product is bad)= β



Fig. 3. Decision tree for a inspected lot

Under the combination (accept, bad) we will have a loss L[accept, bad] because we accept a bad lot. Since the action "accept" a lot decided based on decision rule $\delta_2(z)$, L[accept, bad] can be revised as a function of $\delta_2(z)$ as $L[\delta_2(z), bad]$. Similarly, loss function of the combination (reject, good) L[reject, good] can be revised as a function of $\delta_2(z)$ as $L[\delta_2(z), bad]$. The remaining combinations of (accept, good) and (reject, bad) imply that decision maker takes right action and no loss will occur.

According to equation (1), we derive a pair of long-term expected loss $R(\delta_2(z), good)$ and $R(\delta_2(z), bad)$ for a inspected lot. Moreover, the Baye's risk $r(\delta_2(z), \pi_L)$ can be calculated by weighting the risk function $R(\delta_2(z), good)$ and $R(\delta_2(z), bad)$ with $\pi_L(good lot)$ and $\pi_L(bad lot)$ for a inspected lot. Finally, an optimal decision rule $\delta_2^*(z)$ with the minimum Baye's risk in all feasible decision rules under given conditions can be determined.

In addition, not all of products can be inspected. We assume the lot not inspected is good, but it may not always be true in really setting. There is a case that the lot is unqualified and we pass it because we do not inspect it. It brings a yield loss C_q from the gap between good and bad lot. For a long time, the expected yield loss of a non-inspected lot is π (bad lot)× $C_q = r(B)$.

With sampling frequency v, we will inspect a lot again after (v-1) lots. Between two sampling lots, the quality loss is $r(\delta_2^*(z), \pi_L) + (v-1) r(B)$. On the other hand, we need to consider sampling cost when sample a lot to inspect every time. Sampling cost consists of fixed sampling cost F and variant sampling cost S. If we sampled n_w wafers to inspect from a lot, then the sampling cost for a sample is

$$\mathbf{C}_{\mathrm{s}} = \mathbf{F} + \mathbf{n}_{w} \times \mathbf{S} \tag{5}$$

In order to determine the best sampling frequency v, we tradeoff sampling costs and quality cost with a function $E(cost) = f(\delta_2, \pi_L, v)$

The best sampling frequency is that with the minimum E(cost).

4 AN EMPIRICAL STUDY

4.1 To change the sampling inspection plan and frequency

From Figure 4, we can find that given the same number of inspected wafers n_w , the greater the sampling frequency v is, the less influence inspected dies n_d have on the quality loss cost. On the other hand, with the same n_d , the greater v is, the less influence n_w have on the quality cost loss.



Fig. 4. The influence of the sampling strategy and frequency on E(Loss)

5 CONCLUSTION AND FURTHER STUDY

This study proposed a general in-line metrology sampling framework for semiconductor manufacturing. The proposed framework can assist the decision maker in determining all parameters for in-line sampling strategy with different lot size and process capability. Moreover, the sampling acceptance level for a wafer and lot can also be decided.

However, not all in-line inspection station has the same process capability. Further study should be done to allocate the inspection resource to different inspection stations with different capability. Therefore, further studies need to decrease sampling rate at non-critical or with either stable or high process capability stations. On the other hand, increase sampling frequency at critical or low process capability stations. By the way, we can reduce cost of sampling and quality loss, decrease cycle time to increase throughputs.

References

- Nduhura-Munga, J., Rodriguez-Verjan, G., Dauzere-Peres, S., Yugma, C., Vialletelle, P., Pinaton, J.: A literature review on sampling techniques in semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing 26(2), 188-195 (2013).
- Gudmundsson, D., Shanthikumar, J.G.: Improving the deployment of inspection tools; tutorial on inspection capacity and sample planning, in: Semiconductor Manufacturing, 2005. ISSM 2005, IEEE International Symposium on, IEEE, pp. 410-4132005.
- 3. Gudmundsson, D.: Inspection and metrology capacity allocation in the full production and ramp phases of semiconductor manufacturing, (2005).
- Chien, C.-F., Hsu, S.-C., Peng, S., Wu, C.-H.: A cost-based heuristic for statistically determining sampling frequency in a wafer fab, in: Semiconductor Manufacturing Technology Workshop, 2000, IEEE, pp. 217-2292000.
- Chien, C.-F., Hsu, C.-Y.: UNISON analysis to model and reduce step-and-scan overlay errors for semiconductor manufacturing, Journal of Intelligent Manufacturing 22(3), 399-412 (2011).
- Khan, A.A., Moyne, J.R., Tilbury, D.M.: An approach for factory-wide control utilizing virtual metrology, IEEE Transactions on semiconductor Manufacturing 20(4), 364-375 (2007).
- Chien, C.-F., Wang, H.-J., Wang, M.: A UNISON framework for analyzing alternative strategies of IC final testing for enhancing overall operational effectiveness, International Journal of Production Economics 107(1), 20-30 (2007).
- Sainfort, F.: Eualuation of Medical Technologies: A Generalized ROC Analysis, Medical Decision Making 11(3), 208-220 (1991).

8