Associative Instruction Reordering to Alleviate Register Pressure
Prashant Singh Rawat, Aravind Sukumaran-Rajam, Atanas Rountev, Fabrice Rastello, Louis-Noël Pouchet, Ponnuswamy Sadayappan

To cite this version:

HAL Id: hal-01956260
https://inria.hal.science/hal-01956260
Submitted on 15 Dec 2018

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Associative Instruction Reordering to Alleviate Register Pressure

Prashant Singh Rawat†, Aravind Sukumaran-Rajam†, Atanas Rountev†, Fabrice Rastello‡, Louis-Noël Pouchet§, P. Sadayappan†
† The Ohio State University, USA
{rawat.15, sukumaranrajam.1, rountev.1, sadayappan.1}@osu.edu
‡ Univ. Grenoble Alpes, Inria, CNRS, Grenoble INP, LIG, 38000 Grenoble, France
fabrice.rastello@inria.fr
§ Colorado State University, USA
pouchet@colostate.edu

Abstract—Register allocation is generally considered a practically solved problem. For most applications, the register allocation strategies in production compilers are very effective in controlling the number of loads/stores and register spills. However, existing register allocation strategies are not effective and result in excessive register spilling for computation patterns with a high degree of many-to-many data reuse, e.g., high-order stencils and tensor contractions. We develop a source-to-source instruction reordering strategy that exploits the flexibility of reordering associative operations to alleviate register pressure. The developed transformation module implements an adaptable strategy that can appropriately control the degree of instruction-level parallelism, while relieving register pressure. The effectiveness of the approach is demonstrated through experimental results using multiple production compilers (GCC, Clang/LLVM) and target platforms (Intel Xeon Phi, and Intel x86 multi-core).

Index Terms—Compilers, register pressure, associative reordering, domain-specific optimization

I. INTRODUCTION

As we approach the end of Moore’s law scaling, there will be increasing emphasis on maximizing single-node efficiency, in addition to achieving good scalability across the nodes of a supercomputer. Compilers play a very critical role in enabling high performance and efficiency within a node. In this paper, we revisit a compiler problem that is generally considered to be solved for all practical purposes: register allocation. For most programs, the register allocation and instruction scheduling strategies in production compilers are very satisfactory, and the number of register spills is well controlled. However, this is not the case for many compute-intensive array-based applications in computational science and machine-learning/data-science that feature multiple inter-related reuses. With such computations, a number of variables in a basic block of code in the unrolled loop. However, for a 4-way unrolled version of an 81-point convolution stencil, with GCC-7.2.0 as the base compiler on an Intel i7-6700K processor, we observe the number of memory accesses per iteration increases from 269 to 664 in the generated assembly code, and the performance drops from 72 GFLOPS to 70 GFLOPS when going from the original non-unrolled form to the unrolled version.

For such high-order stencils, the problem has been recognized in prior work and a solution provided: exploit associativity to reorder operations and create a different equivalent stencil pattern [1]. With this changed access pattern, it has been shown [1] that the maximum number of concurrently live registers reduces from $O(k^2)$ to just $O(k)$ for an order-$k$ box stencil. Rearranging the contributions for the 81-point convolution stencil, such that the contribution from an input value is “scattered” to different output points, brings down the memory accesses per iteration in the unrolled code to 206, and the performance increases from 72 GFLOPS to 137 GFLOPS when going from the original non-unrolled form to the unrolled version.

In this paper we develop a general solution for the associative reordering problem, without using any specialized abstractions such as stencil patterns as was used by Stock et al. [1]. We devise an instruction reordering strategy that simul-
taneously considers the flexibility with associative reordering of accumulations and the impact of instruction order on the maximum number of live values.

We develop a List-based Adaptive Register-reuse-driven Scheduler (LARS) that uses multiple criteria, including affinities of non-live variables to those live in registers, as well as potentials of variables to fire operations and to release registers. We chose to implement the instruction scheduler as a source-to-source pass outside the compiler, to be executed before the standard compiler passes. By doing so, we are able to evaluate its impact with two production compilers, LLVM and GCC. We present experimental results on a large collection of benchmarks that exhibit significant potential register-level reuse for array elements. We demonstrate significant benefits from the use of LARS.

The paper makes the following contributions:

• It develops a framework to reduce register pressure by exploiting the flexibility of associative reordering for computational kernels with multiple inter-related reuses.

• It develops a flexible multi-criteria instruction reordering heuristic that can be adapted across architectures.

• It demonstrates the effectiveness of the proposed framework for a number of scientific kernels when compiled with different compilers and on multiple architectures.

II. BACKGROUND AND MOTIVATION

Register Allocation and Instruction Scheduling: Register allocation assigns physical registers to the variables used in the intermediate representation (IR). All variables that are live at a given program point must be assigned to distinct registers if register spills are to be avoided. We denote as MAXLIVE the maximum number of variables that are simultaneously live at any program point through the execution of the program. A data reuse refers to multiple accesses to the same variable. Spill instructions are generated when the allocator runs out of physical registers: some registers are freed after their contents are stored into memory or simply discarded. The spilled contents must be reloaded into registers before their subsequent use. Since memory accesses have high latency, minimizing spills is important for performance.

Several techniques have been proposed to perform register allocation. Most compilers use versions of graph coloring [2] or linear scan [3]. Both these techniques perform register allocation on a fixed instruction schedule that is obtained after performing instruction scheduling on the IR. The instruction scheduler orders the instructions to minimize the schedule length and simultaneously increase the instruction-level parallelism (ILP), so that the functional units and pipelines of the underlying processor are effectively utilized. Clearly, the objectives of instruction scheduling and register allocation can be antagonistic: instruction scheduling may prefer independent instructions scheduled in proximity to increase ILP, whereas register allocation may prefer data-dependent instructions to be scheduled in proximity to shorten the live ranges. This problem is more pronounced for applications that exhibit complex, many-to-many data reuse pattern: the instruction scheduler does not consider the reuse pattern while generating the initial instruction ordering, resulting in increased live ranges for variables.

Associative Instruction Reordering: Sometimes, a better instruction reordering can be achieved if one leverages associativity of operations. Although floating-point additions are not strictly associative, it is generally acceptable to perform associative reordering of accumulations in most applications that do not rely on rounding behavior. In fact, many scientific computations are compiled using -fast-math flag [4], which allows a compiler to exploit associativity of floating-point operations to improve performance at the expense of IEEE compliance. Many recent efforts have leveraged operator associativity to drive code optimization strategies [1], [5], [6].

Consider the input program of Listing 1. The two statements read from four common input values. If the computation of the first statement entirely precedes the second statement, then these four values must be kept alive in registers. However, one can leverage the associativity of addition to reorder the computation as shown in Listing 2. In the reordered computation, the evaluation of the two output points is interleaved, so that all the uses of an input value are brought closer, and consequently, its live range is shortened. However, most production compilers perform instruction scheduling and register allocation on an IR like Register Transfer Language (RTL), which is low-level, and much closer to the machine mnemonics. Most compiler frontends operate on one or more high-level IRs. For example, GCC has two high-level IRs: GIMPLE and Static Single Assignment (SSA). GIMPLE is closer in spirit to the input, and much closer to the machine mnemonics. Most compiler frontends operate on one or more high-level IRs. For example, GCC has two high-level IRs: GIMPLE and Static Single Assignment (SSA). GIMPLE is closer in spirit to the input, and captures operator associativity naturally. When GIMPLE is lowered to SSA, the accumulation operations are converted to a use-def chain of contributions. SSA is further lowered to RTL by applying a sequence of intra and interprocedural optimizations. Leveraging operator associativity at RTL would involve lifting the complex RTL to a higher GIMPLE-like abstraction that naturally expresses operator associativity, which is difficult. Therefore, most compilers fail to fully utilize operator associativity to relieve register pressure.

Solution Approach: Many prior efforts have studied the implications of phase ordering between register allocation

```cpp
for (int j=2; j<N-2; j++)
    for (int i=2; i<N-2; i++)
            d*B[j+1][i] + B[j][i]*B[j+2][i];
for (int j=2; j<N-2; j++)
    for (int i=2; i<N-2; i++)
        A[j][i] += p*B[j-1][i] + q*B[j][i] +
            r*B[j+1][i] + s*B[j+2][i] + B[j][i]*B[j+3][i];
```

Listing 1: Unrolled input

```cpp
for (int j=2; j<N-2; j++)
    for (int i=2; i<N-2; i++)
        A[j][i] = a*B[j-2][i];
for (int j=2; j<N-2; j++)
    for (int i=2; i<N-2; i++)
        A[j][i] += p*B[j-1][i] + q*B[j][i] +
            r*B[j+1][i] + s*B[j+2][i] + B[j][i]*B[j+3][i];
```

Listing 2: A reordering that leverages associativity of +

```cpp
for (int j=2; j<N-2; j++)
    for (int i=2; i<N-2; i++)
        A[j][i] = a*B[j-2][i];
for (int j=2; j<N-2; j++)
    for (int i=2; i<N-2; i++)
        A[j][i] += p*B[j-1][i] + q*B[j][i] +
            r*B[j+1][i] + s*B[j+2][i] + B[j][i]*B[j+3][i];
```

Listing 1: Unrolled input
and instruction scheduling on the generated code [7], [8], [9]. These works proposed integrated register allocation and instruction scheduler for VLIW or in-order issue superscalar processors. However, none of these approaches leverage properties of the operators involved in the computations to improve the instruction reordering. We show in Section IV that for many scientific applications executed on out-of-order (OoO) processors, register spills are a performance bottleneck. To this end, we propose **LARS** (List-based, Adaptive, Register-reuse-driven Scheduler)—a greedy instruction reordering framework for straight-line code, that a) operates at source level to fully exploit the associativity of operations, b) has a much better global perspective of the computational reuse pattern, and c) reorders the instructions minimize MAXLIVE.

### III. INSTRUCTION REORDERING WITH LARS

#### A. Preprocessing Steps

LARS parses statements within a computational loop nest that are expressed in a subset of C with the following restrictions: (1) the loop iterators and the program parameters must be immutable in the statements; (2) the right-hand side expression of a statement must be side-effect free; and (3) the array index expressions in each statement must be an affine expression of a statement must be side-effect free; and (2) the right-hand side of an instruction has at most three scalars, and literals. An abstraction commonly used to represent such computations is a computational DAG (CDAG) [11], [12], where the leaf nodes represent the storage locations read, the root represents the output, and the internal nodes represent the operators. For example, Figure 1c shows the CDAG corresponding to the computation of Figure 1b, whereas Figure 1d shows the CDAG corresponding to the instructions after converting the additive contributions in the original DAG to accumulations, represented in the figure by orange “accumulation +” nodes. Throughout the text, we will shift from an instruction sequence to its CDAG abstraction for ease of explanation.

In order to reduce register pressure, LARS must gauge the data reuse between the instructions in the original schedule. To recognize the common uses of a value, the accessed storage locations are assigned a label. All the accesses to the same storage location within a statement will have the same label. Across statements, the accesses to a storage location \( M \) will be identified by the same label if there is no write to \( M \) in between their execution.

#### Listing 3: Input in a representative DSL

```c
void j3d7pt (float *out, float *in, int end, we propose
LARS processors, register spills are a performance bottleneck. To this
many scientific applications executed on out-of-order (OoO)
the instruction reordering. We show in Section IV that for
instructions are synonymous with the register-register instructions
and instruction scheduling on the generated code [7], [8], [9]. These works proposed integrated register allocation and
instruction scheduler for VLIW or in-order issue superscalar processors. However, none of these approaches leverage properties of the operators involved in the computations to improve the instruction reordering. We show in Section IV that for many scientific applications executed on out-of-order (OoO) processors, register spills are a performance bottleneck. To this end, we propose **LARS** (List-based, Adaptive, Register-reuse-driven Scheduler)—a greedy instruction reordering framework for straight-line code, that a) operates at source level to fully exploit the associativity of operations, b) has a much better global perspective of the computational reuse pattern, and c) reorders the instructions minimize MAXLIVE.

### III. INSTRUCTION REORDERING WITH LARS

#### A. Preprocessing Steps

LARS parses statements within a computational loop nest that are expressed in a subset of C with the following restrictions: (1) the loop iterators and the program parameters must be immutable in the statements; (2) the right-hand side expression of a statement must be side-effect free; and (3) the array index expressions in each statement must be an affine expression of a statement must be side-effect free; and (2) the right-hand side of an instruction has at most three scalars, and literals. An abstraction commonly used to represent such computations is a computational DAG (CDAG) [11], [12], where the leaf nodes represent the storage locations read, the root represents the output, and the internal nodes represent the operators. For example, Figure 1c shows the CDAG corresponding to the computation of Figure 1b, whereas Figure 1d shows the CDAG corresponding to the instructions after converting the additive contributions in the original DAG to accumulations, represented in the figure by orange “accumulation +” nodes. Throughout the text, we will shift from an instruction sequence to its CDAG abstraction for ease of explanation.

In order to reduce register pressure, LARS must gauge the data reuse between the instructions in the original schedule. To recognize the common uses of a value, the accessed storage locations are assigned a label. All the accesses to the same storage location within a statement will have the same label. Across statements, the accesses to a storage location \( M \) will be identified by the same label if there is no write to \( M \) in between their execution.
Tree of $S_1$  
(b) Tree of $S_2$

Fig. 2: Expression tree of two statements

(a) Tree of $S_4$ before $S_{1,2,3}$ reduces register pressure

Fig. 3: Evaluating $S_4$ before $S_{1,2,3}$ reduces register pressure

B. Creating Multiple Initial Schedules

The time taken to reorder instructions is significantly lower with a greedy heuristic than with techniques like dynamic programming [13] or integer linear programming [14]. We use this to our advantage, by reordering multiple versions of the input program instead of just one, and choosing the reordering with the best performance.

Figure 2 shows the expression tree of two statements, the register requirement for which can be computed by the classic Sethi-Ullman algorithm [12]. The numbers next to each node in Figure 2 show the number of registers required to evaluate that node. There can be two evaluation scenarios: (1) evaluating $S_1$ before $S_2$ will require 4 registers, since the 3 registers released after evaluating $S_1$ can be used to entirely evaluate $S_2$; (2) evaluating $S_2$ before $S_1$ will require 5 registers, since one register will be engaged in holding the result of $S_2$. This simple example demonstrates that if one rewrites the pragma-demarcated computation as different dependence-preserving permutations of input statements, each permutation can possibly produce a reordering schedule with a different register requirement. Determining the best statement permutations becomes more complicated with an increase in the number of statements, and inter-statement data reuse [15]. For example, each statement of Figure 3, in isolation, would reduce the number of statements, and inter-statement data reuse [15].

For each statement of Figure 3, in isolation, would require 3 registers for evaluation: 2 to store the operands, and one to store the result. A register assignment when evaluating the statements in the order shown in Figure 3 is $\{a \rightarrow r_1, b \rightarrow r_2, u \rightarrow r_3, e \rightarrow r_4, v \rightarrow r_1, g \rightarrow r_4, w \rightarrow r_2, c \rightarrow r_4, d \rightarrow r_5, x \rightarrow r_6\}$. However, the permutations that evaluate $S_4$ first will yield more register-optimal schedules than other permutations. One possible register assignment when $S_4$ is evaluated first is $\{c \rightarrow r_1, d \rightarrow r_2, x \rightarrow r_3, a \rightarrow r_1, b \rightarrow r_2, u \rightarrow r_4, e \rightarrow r_5, v \rightarrow r_1, g \rightarrow r_5, w \rightarrow r_2\}$, which uses 5 registers instead of 6.

In such situations, a brute-force approach to determine the best permutation will examine all dependence-preserving permutations of the input statements, and apply LARS to each permutation. However, for a program with $n$ independent statements, this would imply exploring $n!$ statement sequences, a formidable task as $n$ increases [15]. Instead, we use the simple clustering algorithm from [16] to generate a few different permutations that cluster the statements with reuses together, and then apply LARS to only these few statement permutations. Once we have the permutations, we choose one permutation at a time, apply the preprocessing step described in Section III-A to it, and then use LARS to reorder the version. The final reordered version is the one that is more efficient in execution. For the rest of the discussion, we will assume that the input to LARS is a valid permutation $P$.

C. Overview of the Reordering Strategy

Given the initial schedule $P$, the main objective of LARS is to compute a reordered schedule that preserves the dependencies, and reduces register pressure while maintaining sufficient ILP. We use the initial schedule of Figure 1b as an example to give a brief overview of the reordering strategy implemented in LARS. Prior to reordering, we construct a dependence graph (DG) for the initial schedule. Since we allow the contributions to an accumulation node to be in arbitrary order, we do not include the true/output dependences on the accumulation node in DG. Figure 1e shows the dependence graph for the schedule of Figure 1b.

Next, we compute the labels occurring in the initial schedule. Figure 4a shows the mapping from the labels to the instructions in which they appear. We maintain a set $L$ of labels that are currently live in pseudo registers, assuming a spill-free model of computation. An instruction $I_j$ in the schedule can fall in one of the following three categories:

- **Blocked**: If $I_j$ has a true dependence on another instruction $I_k$ in the DG, and $I_k$ has not yet been fired
- **Unblocked**: If $I_j$ is not blocked
- **Fireable**: If $I_j$ is unblocked, and all the labels of $I_j$ are in $L$.

Initially, only the instructions with no incoming dependence edges in DG are unblocked (i.e., instructions 1, 2, 3, 4, 6, 7, and 8 in the schedule of Figure 1b), and none of the labels are live. In a nutshell, the reordering algorithm can be summed up as two iterative steps: make the labels live in some order, so that instructions become fireable (Section III-E), and append the fired instructions into the final reordered schedule (Section III-D). The objective is to minimize the size of $L$ at any given point, since the live range of labels simultaneously live in $L$ are in interference. At the same time, there must be sufficient ILP to tolerate the access/execution latency. The order in which the labels are made live and the fired instructions are appended to the reordered schedule will affect the register pressure and ILP; the heuristic used to determine this order is explained in greater details in this section.

1) **Reordering the computational DAG of Figure 1b**: In order to determine the first seed label that becomes live, we compute an initial priority metric for each label; the computation is described in details in Section III-E1. Simply

\[ A \text{ value once loaded in a register will remain so for all its def/uses} \]
put, the labels occurring in instructions that are closer to the source of the longest (critical) path in the CDAG are assigned a higher initial priority. This is done so that the source instructions in the critical paths are not unnecessarily delayed, resulting in longer schedule length. This also conforms to the priority assignment in the instruction scheduling phase of most production compilers, like GCC. For example, the critical path priority assignment in the instruction scheduling phase of most resulting in longer schedule length. This also conforms to the instructions in the critical paths are not unnecessarily delayed, the source of the longest (critical) path in the CDAG are put, the labels occurring in instructions that are closer to the primary affinity, orange digit: fire potential, blue digit: release potential. metrics that are explained in Section III-E2. green digit: number of non-live labels the label interacts with, red digit: cumulative number of non-live labels (Figure 4b); the rationale behind higher priority than $t$. Since division operation has the highest latency, we assign $T$ to be added to the live set, since $t_p(a) > t_p(c,e)$. Once $a$ is live, instruction 2 can become fireable if $c$ is made live next. When recomputing the cost tuple for the non-live labels, this firing potential of $c$ is accounted for in its cost tuple by one of the elements, say $t_f$. Element $t_f$ is positioned in the cost tuple so that it has higher priority than $t_p$, giving $c$ higher priority over other non-live labels. Therefore $c$ is made live next, and instruction 2 is fired (Figure 4c). At this point, making either label $d$ or $e$ live will result in the firing of exactly one instruction. LARS prioritizes making $e$ live, since it interacts with fewer non-live labels. Note that by doing so, LARS has separated the live range of $b$ from that of $d$.

Once the computation reaches the state of Figure 4d, making label $q$ live will enable firing of instruction 8. Instruction 8 has the last uses of labels $f$ and $e$: once fired, the pseudo-register assigned to these two labels can be reused to store other labels. This release potential of $q$ is accounted for by an element in its cost tuple, say, $t_r$. Element $t_r$ is assigned higher priority than $t_f$ in the cost tuple. This results in $q$ getting higher priority over other non-live labels, and becoming live in the next step (Figure 4e). When a label is released, its live range is separated from the non-live labels. LARS thus uses cost tuples to effectively manage the live set so that the live set size (and consequently the live range interference) is reduced.

After an instruction is fired, its dependence edges are removed from DG, which can possibly unblock some instructions. The cost tuple for each non-live label is recomputed with a change in the set of live labels, or the set of unblocked statements. The algorithm terminates when all instructions in the initial schedule have been fired. The final reordered schedule is then printed out using appropriate intrinsics for multi-core CPUs. Algorithm 1 sketches out the high-level reordering algorithm.

### D. Adding Instructions to Reordered Schedule

We say that an instruction $I_a$ interlocks with a previously fired instruction $I_b$, if there is a true dependence from $I_b$ to $I_a$, or both $I_b$ and $I_a$ contribute to the same accumulator [11]. At any step, if there are several fireable instructions, priority is
given to the one that has minimum interlocks with the recently scheduled instructions. For example, at the stage of Figure 4c, if \( t1 \) and \( g \) are made live, instructions 5 and 6 become fireable simultaneously. However, the previously fired instruction 4 interlocks with 5 on label \( a \). Therefore, 6 is scheduled before 5 (Figure 5a). If all fireable instructions have the same degree of interlock, we fire them in their order in the original schedule. This provides the scheduling phase of the backend compiler with opportunities to exploit ILP [11].

If instructions \( I_a \) and \( I_b \) interlock due to the same accumulation output, we can resolve the interlock by register renaming [17], a technique often used by both compilers and the hardware to remove false dependences and improve ILP. When firing the instruction \( I_a \), we check if it interlocks due to the accumulation output with any of the \( k \) previously fired instructions, where \( k \) is a code generator parameter, which we term interlock window size. If it does, then we replace the accumulator in \( I_a \) with its shadow, which will act as a partial accumulator. The shadow accumulator is appropriately initialized to the identity of the accumulation operator (e.g., 0 for addition/subtraction, 1 for multiplication), and its value will be added to the actual accumulator before the subsequent use of the accumulation output. There will be at most \( k \) shadows per accumulator, after which they will be cyclically reused. By register renaming, we remove the dependence between instructions that are less that \( k \) hops apart in the final schedule, thereby improving ILP. For example, in the reordered schedule of Figure 5a, the true dependences due to the accumulation output \( a \) in instructions 1–4 limits the achieved ILP. We can increase ILP by creating a shadow accumulator \( aI \), and collecting partial accumulations from alternate instructions into it, as shown in Figure 5b. The partial contribution from the shadow \( aI \) is added to \( a \) before its subsequent use in instruction 6.

E. Adding Labels to Live Set

1) Assigning initial priority to labels: No labels are initially live. To start the reordering, we have to choose the first non-live seed label, and make it live. In order to determine the seed label, we assign an initial priority to all labels. This priority is based on the concept of earliest starting time. For each instruction \( n \) in the initial schedule, the earliest starting time, \( EST(n) \), can be computed based on the pipeline latencies of the underlying architecture [18].

\[
EST(n) = \max_i (EST(p_i) + latency(p_i))
\]  

where \( p_i \) is the \( i \)-th predecessor of \( n \) in \( DG \), and \( latency(p_i) \) is the latency of the dependence edge from \( p_i \) to \( n \).

A source in the \( DG \) is a node with no predecessors, and a sink is a node with no successors. For a path \( p \) in \( DG \) starting at source node \( n_s \) and ending at sink node \( n_t \), we define the path execution time, \( PET(p) = EST(n_t) \). A critical path in \( DG \) corresponding to \( V \) is defined as the source-to-sink path with the highest \( PET \). There can be more than one critical paths in the program. In most instruction scheduling algorithms, the first scheduled instruction (seed instruction) is the source instruction in the critical path [18], [11].

If an instruction \( n \) occurs in \( k \) source-to-sink paths \( \{p_1, p_2, \ldots, p_k\} \) in the \( DG \), we can compute a cumulative cost for \( n \), similar to the one defined in [11], as \( \max_{1 \leq i \leq k} (PET(p_i) - EST(n)) \). Thus, the source in the critical path will have the highest cumulative cost, and the instructions closer to the source instruction in relatively longer paths in the \( DG \) will have higher cumulative costs than other instructions. The labels occurring in an instruction with higher cumulative cost must be assigned a higher priority, so that such instructions are scheduled with urgency. The initial priority \( P_i \) of a label \( l \) is therefore set to \( \max \{\text{cumulative cost}(n_i)\} \), where \( n_i \) represents all instructions in which label \( l \) appears.

2) Creating a cost tuple for each label: To model the profitability of making a non-live label \( l \) live, we capture its impact on the current set of unblocked instructions and its interaction with the live labels \( L \) using the following metrics:

- Fire potential (\( F_{pot} \)): The fire potential of label \( l \) is the number of instructions that become fireable upon making \( l \) live. If there are \( k \) unblocked instructions that only need \( l \) to become live in order to become fireable, then the fire
The register pressure is increased whenever an instruction is fired, the different CDAGs may get unnecessarily interleaved, increasing the CDAG containing \( n \). When an instruction \( n \) is fired by LARS, the priority of the labels in the instructions have the same cost of the instructions. Multiple labels along disjoint critical paths have the same affinity with an already-live label \( l \). Similarly, if a label \( l \) has a non-zero primary affinity with an already-live label \( t \), making \( l \) live may increase live-range interference in future.

Algorithm 2: Create-Tuple \((l, L, S_{aff})\)

Rationale: The release potential of a label reflects its ability to reduce register pressure directly. Therefore, the label with highest release potential must always be made live before others. Making a label with high fire potential live can provide the compiler with independent instructions to schedule. Also, even if the fired instructions do not release registers, they may still be a step in decreasing the remaining uses of their operands, and towards a consequent release of the registers occupied by their operands. If a label \( l \) has a non-zero primary affinity with an already-live label \( t \), then the live range of \( l \) and \( t \) definitely interfere, and \( t \) cannot be released till \( l \) becomes live. Therefore, if label \( l \) has a high cumulative primary affinity with the already-live labels, then we eagerly make \( l \) live, so that we get a step closer to releasing \( l \), and the labels it has primary affinity with. Similarly, if a label \( l \) has a non-zero secondary affinity with an already-live label \( n \) due to a label \( m \), then the live ranges of both \( l \) and \( n \) will interfere with \( m \). Making \( m \) live will shrink the live range of \( m \) and bring us one step closer to releasing \( m \).

The primary affinity of a non-live label \( l \) to other non-live labels is also an important metric. Suppose the label \( l \) has a non-zero primary affinity with \( r \) non-live labels. Then, if \( l \) is made live at the current step, it needs to be live until all the \( r \) labels are live as well. For each label \( l \), \( N_{npaff}(l) \) denotes the number of non-live labels with which \( l \) has non-zero primary affinity. A label with higher \( N_{npaff} \) must be penalized, as making it live may increase live-range interference in future.

F. Adaptivity in LARS

The relative order of the metrics in the tuple affects the reordering objective. For example, assigning the highest priority to \( R_{pot} \) followed by \( P_l \) would allow an interleaved execution of two statements only when the interleaving results in release of registers. This provides us the flexibility to define multiple sort functions, each acting as an objective function to determine the sequence in which the labels are added to set \( L \). In the implementation, we choose the objective function based on the nature of the computation. For the computations where the intra-statement reuse is less than half the inter-statement reuse (e.g., computation of Figure 6(e)), we order the metrics as \( \langle R_{pot}, F_{pot}, P_{aff}, S_{aff}, P_l, -N_{npaff}, P_l \rangle \). This facilitates interleaving across the statements to reduce register pressure. However, if the inter-statement reuse is less than one-third the intra-statement reuse, we order the metrics as \( \langle R_{pot}, P_l, F_{pot}, P_{aff}, S_{aff}, -N_{npaff}, P_l \rangle \), so that the interleaving across CDAGs is minimized.

G. Putting It All Together

Algorithm 3 recapitulates the broad steps applied by LARS to reorder an input program \( M \). The unrolling factors are applied to \( M \) to obtain an unrolled version \( M' \). The dependence graph is then computed for \( M' \) (line 4) using which, multiple permutations \( \{V\} \) of \( M' \) are created (line 5). The reordering heuristic is then applied to each of these versions (line 7). The end goal is to find the fastest amongst all versions, which is then returned as the final reordered code (lines 8–11). Appendix A gives a detailed example of using LARS to reorder the 2D 9-point stencil.

IV. EXPERIMENTAL EVALUATION

Experimental Setup: The experimental results presented here were obtained on an Intel Xeon Phi and a Skylake i7-6770K processor. The hardware details are shown in Table
Algorithm 3: End-to-end Algorithm

Input: \( M \): Input program, \( uf \): Unrolling factors
Output: \( R \): Reordered output
1. \( T_{\text{un}} \leftarrow \infty \);
2. \( k \leftarrow \text{user-specified interlock window size} \);
3. \( M' \leftarrow \text{Unroll} (M, u_k) \);
4. \( G' \leftarrow \text{Dependence-Graph} (M') \);
5. \( V' \leftarrow \text{Create-Permutations} (M', G') \); (Section III-B)
6. for \( P \in \{ V \} \) do
7. \( r \leftarrow \text{Reorder} (P, k) \);
8. \( t \leftarrow \text{execution time of} \ r \);
9. \( T_{\text{un}} \leftarrow \min (T_{\text{un}}, t) \);
10. \( R \leftarrow \text{faster version between} \ r \ \text{and the one corresponding to} \ T_{\text{un}} \);
11. return \( R \);

<table>
<thead>
<tr>
<th>Resource</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel multi-core CPU</td>
<td>Intel core i7-6700K (4 cores, 2 threads/core 4.00 GHz, 8192K L3 cache)</td>
</tr>
<tr>
<td>Intel Xeon Phi</td>
<td>Intel Xeon Phi 7250 (68 cores, 4 threads/core 1.40GHz, 1024K L2 cache)</td>
</tr>
</tbody>
</table>

TABLE I: Benchmarking hardware

I. All benchmark codes are compiled with GCC-7.2.0, and the version of LLVM from the svn (llvm/trunk 311831). The compilation flags for both compilers are listed in Table II. Both GCC and LLVM provide some fine-grain control over the instruction scheduling passes via the compilation flags: GCC allows the user to enable or disable the preap and postpass instruction scheduler, whereas LLVM provides multiple implementations for the preap scheduler. With the fine-grain access to the compiler passes, we can control the effect of the scheduling passes on the LARS reordered schedule.

Benchmarks: We evaluate the efficacy of LARS on a wide variety of benchmarks, which can be grouped into five sets. The first set comprises generalized versions of computations typically used in iterative processes such as solving partial differential equations and convolutions [19]. The second set contains smoother used in HPGMG benchmark suite [20]. The third set includes high-order stencil computations from the ExpCNS Compressible Navier-Stokes mini application from DoE [21] and the Geodynamics Seismic Wave SW4 application code [22]. The fourth set comprises the kernels from Cloverleaf benchmark suite [23]. The final set contains the tensor contraction kernels CCSD(T) from the NWChem suite [24]. These benchmarks are listed in Table III. All benchmarks are double-precision. Note that we evaluate all compute kernels from Cloverleaf benchmark suite, excluding the trivial kernels that copy data from one array to another.

Code Generation: The original version (Original) for each benchmark is as written by application developers, parallelized and vectorized by adding appropriate OpenMP pragma to the outermost parallel loop, and SIMD pragma to the innermost vectorizable loop, but without any explicit loop unrolling.

We generate multiple unrolled versions (Unrolled) for each benchmark by explicitly unrolling all but the innermost loop by powers of 2, restricting the maximum unroll factor to 8. For each unrolled version, we generate an accumulation version with all the additive contributions converted to accumulations (Accumulation). Corresponding to each unrolled version, we create a LARS-optimized version (Reordered) as well. At present, LARS does not autotune for optimal unrolling factors. The user only needs to specify the unrolling factors in the pragma (line 6 of Listing 3), and appropriately modify the increment expression of the computational loop nest (lines 3–5 of Listing 3). The unrolling of the statements is done by the preprocessing stage described in Section III-A, usually in under less than a second. All benchmarks are control-flow-free and conform to the restrictions described in Section III-A, and hence LARS is able to parse them without any code modification. Whenever possible, we set the unrolling factor along the fastest-varying dimension to 1 to allow efficient vectorization by the underlying compiler. Except for the CCSD(T) kernels, LARS generates a reordered schedule with appropriate SIMD intrinsics for multi-core CPU and Xeon Phi. We do not generate accumulation version for CCSD(T) benchmarks, since their unrolled versions are already in accumulation form. No other optimization (e.g. tiling) is applied to the reordered code, in order to get a fair performance comparison with respect to the unrolled versions. For code generation, the interlock window size, \( k \), is set to 2. For all benchmarks, the reordered versions were generated under 15 seconds by LARS. We check the correctness of each reordered code against the original version. For all benchmarks, we consider the theoretical floating-point operations performed by the original version to compute the GFLOPS for all versions.

Performance Results: Table IV plots the performance of the original, unrolled, accumulation, and reordered code for the different benchmark sets. For the convolution kernels, the reordered version significantly outperforms the original and unrolled versions over all compilers/architectures, especially when the order of the computation increases. The order here refers to the extent of elements read from the center. For
example, the 2d21pt kernel benefits the most from reordering, and it has the highest order, 5. This observation is consistent with that of Stock et al. [1]. The volume of data read per point usually increases with an increase in the order for most of the dense computations, and this can exacerbate the spills in the unrolled code. LARS exploits associativity to judiciously reorder the instructions by interleaving computations across the unrolled statements, thereby reducing the spill volume. The reordered version also outperforms the accumulation version, indicating that reordering the instructions after rewriting the computation in accumulation form is crucial to performance.

LARS outperforms both original and unrolled versions for the HPGMG smoothers as well, but the performance gains are lower when compared to the convolution kernels due to two reasons: (a) LARS leverages operator distributivity in order to exploit associativity for smoothers, thereby increasing the computation; (b) the increase in arithmetic intensity (defined as the FLOPs relative to the memory accesses) with unrolling to exploit associativity for smoothers, thereby increasing the HPGMG smoothers as well, but the performance gains are much smaller. However, the performance results are consistent for each kernel is scarce. Thus, there is very little reuse to be exploited via unrolling, and the computation is severely bandwidth-bound. Both these factors reduce the benefits of unrolling and reordering. However, the performance results demonstrate that the reordering done by LARS does not degrade the performance for such benchmarks.

High-order stencils are becoming commonplace in scientific simulations, and optimizing them is the current focus of the HPC community. These high-order stencils can be thought of as the FLOPs relative to the memory accesses) with unrolling to exploit associativity for the HPGMG smoothers as well, but the performance gains are much smaller. However, the performance results are consistent for each kernel is scarce. Thus, there is very little reuse to be exploited via unrolling, and the computation is severely bandwidth-bound. Both these factors reduce the benefits of unrolling and reordering. However, the performance results serve to demonstrate that the reordering done by LARS does not degrade the performance for such benchmarks.

High-order stencils are becoming commonplace in scientific simulations, and optimizing them is the current focus of the HPC community. These high-order stencils can be thought of as the FLOPs relative to the memory accesses) with unrolling to exploit associativity for the HPGMG smoothers as well, but the performance gains are much smaller. However, the performance results serve to demonstrate that the reordering done by LARS does not degrade the performance for such benchmarks.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>GCC on i7-6700K</th>
<th>LLVM on i7-6700K</th>
<th>GCC on Xeon Phi 7250</th>
<th>LLVM on Xeon Phi 7250</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Org</td>
<td>Unr</td>
<td>Acc</td>
<td>Reo</td>
</tr>
<tr>
<td>2d21pt</td>
<td>53.74</td>
<td>50.65</td>
<td>54.18</td>
<td>55.11</td>
</tr>
<tr>
<td></td>
<td>15.19</td>
<td>14.36</td>
<td>71.67</td>
<td>16.32</td>
</tr>
<tr>
<td>2d29pt</td>
<td>70.90</td>
<td>70.71</td>
<td>67.96</td>
<td>100.58</td>
</tr>
<tr>
<td></td>
<td>87.16</td>
<td>114.97</td>
<td>128.7</td>
<td>151.25</td>
</tr>
<tr>
<td>2d64pt</td>
<td>66.65</td>
<td>69.20</td>
<td>66.34</td>
<td>112.12</td>
</tr>
<tr>
<td></td>
<td>92.18</td>
<td>106.47</td>
<td>146.14</td>
<td>191.74</td>
</tr>
<tr>
<td>2d11pt</td>
<td>72.18</td>
<td>69.97</td>
<td>66.23</td>
<td>137.36</td>
</tr>
<tr>
<td></td>
<td>85.74</td>
<td>116.12</td>
<td>195.79</td>
<td>291.93</td>
</tr>
<tr>
<td>2d121pt</td>
<td>72.63</td>
<td>68.31</td>
<td>64.88</td>
<td>163.90</td>
</tr>
<tr>
<td></td>
<td>94.99</td>
<td>106.01</td>
<td>223.37</td>
<td>367.03</td>
</tr>
<tr>
<td>3d27pt</td>
<td>37.12</td>
<td>45.71</td>
<td>43.31</td>
<td>52.33</td>
</tr>
<tr>
<td></td>
<td>87.90</td>
<td>101.23</td>
<td>116.90</td>
<td>147.48</td>
</tr>
<tr>
<td>3d152pt</td>
<td>53.01</td>
<td>43.85</td>
<td>45.55</td>
<td>109.02</td>
</tr>
<tr>
<td></td>
<td>100.03</td>
<td>97.88</td>
<td>217.36</td>
<td>362.41</td>
</tr>
</tbody>
</table>

**TABLE IV:** Performance of the benchmarks (in GFLOPS) on different architectures

- org: original, unr: unrolled, acc: accumulation, reo: reordered

For Cloverleaf 3D and 2D benchmarks, the performance of LARS-reordered code is almost the same (1.0 × – 1.13 × for multi-core CPU), or slightly better (1.14 × – 1.7 × with GCC on Xeon Phi). This can be mainly attributed to the nature of the computations in the Cloverleaf suite. As observed from Table III, each kernel in the Cloverleaf benchmarks reads from a multitude of arrays, but the computations in each kernel is sparse. Thus, there is very little reuse to be exploited via unrolling, and the computation is severely bandwidth-bound. Both these factors reduce the benefits of unrolling and reordering. However, the performance results serve to demonstrate that the reordering done by LARS does not degrade the performance for such benchmarks.
1.22 × – 3 × speedup over the base version.

A similar performance trend is observed for CCSD(T) tensor contractions. Since each contraction has a loop nest of depth 7 and loop unrolling in tensor contractions is a research problem in itself [25], we fix two loops as the unrolling candidates. Since the computation is an accumulation, the unrolling candidates are chosen to favor the reuse of the output element. Unrolling greatly improves the performance, and we get a 1.09× – 2.26× speedup with simple reordering of the instructions to reduce the memory accesses.

Appendix B presents an analysis of the generated assembly code on Xeon Phi 7250, confirming that the LARS-reordered version incurs far fewer memory accesses than the unrolled version.

V. RELATED WORK

The interplay of register allocation and instruction scheduling has been studied by a body of prior research [26], [7], [8], [9], [27], [11]. Sethi et al. [12] propose an algorithm to translate an expression tree into machine code using optimal number of registers. The algorithm does not extend to CDAGs. Goodman and Hsu [11] present a prepass scheduler that is register-pressure sensitive. Motwani et al. [26] show that integrated register allocation and instruction scheduling is NP-hard, and propose a combined heuristic that provides relative weights for controlling register pressure and instruction parallelism. Other works attempt to combine the data dependence graph on which instruction scheduling is performed and interference graph on which register allocation is performed, and then perform instruction scheduling and register allocation on the unified graph. Berson et al. [9] use register reuse DAGs to identify instructions whose parallel scheduling will require more resources than available, and optimize them to reduce their resource demands. Pinter [7] describes an algorithm that colors a parallel interference graph to obtain a register allocation that does not introduce false dependences, and therefore exploits maximal parallelism. Norris et al. [8] propose an algorithm that constructs an interference graph with all feasible schedules, and then remove interferences for schedules that are at least likely followed. All these approaches are designed for in-order or VLIW processors, and an experimental evaluation by Valluri et al. [28] show that integrated efforts rarely benefit OoO processors.

In the context of OoO processors, Barany and Krall [27] propose an optimistic integrated approach that performs prepass scheduling, and then rearranges instructions to mitigate register pressure during register allocation. However, the rescheduling is done from the local perspective of a single instruction, and tends to reduce ILP. Silvera et al. [29] propose an instruction reordering framework for dynamic hardware that takes the output schedule after prepass scheduling, and reorders the instructions within the instruction window to reduce register pressure. With such constraints on reordering, their method will not be able to do aggressive reordering that reduces register pressure while maintaining ILP, as done by LARS (Appendix A). While Barany and Krall [27] note that their rescheduling may not reduce register pressure as much as a register-pressure-driven scheduler, both they and Silvera et al. [29] emphasize the importance of reducing register spills in OoO processors.

Stock et al. [1] leverage retiming to convert a gather-gather stencil into a scatter-gather stencil, thereby relieving register pressure. However, their approach is only applicable to regular stencils. In contrast, our work proposes a generalized reordering strategy that uses affinity between labels and unblocked instructions to reduce register pressure; it is not restricted to the cases that Stock et al. handle. Domagala et al. [30] present a register allocation strategy that is cognizant of loop unrolling and instruction scheduling. However, it does not consider associative reordering to improve register allocation/instruction scheduling. Veras et al. [31] identify instances where manual instruction selection and scheduling can boost the performance of compute-bound numerical kernels like matrix-matrix multiplication, and propose a technique that uses custom macro intrinsics to generate efficient assembly for such numerical codelets. Even though their work, like ours, highlights the same performance issues with instruction scheduling of GCC, their approach is only suitable for numerical kernels that are tiled to expose repeated application of a compact codelet. Recently, Rawat et al. [16] proposed an associative reordering strategy targeting stencil computations on GPU. They represent the stencil computation as a DAG of expression trees, and then generalize the Sethi-Ullman algorithm [12] to schedule the DAG with the objective of minimizing register pressure. In contrast, we present a more generalized scheme that does not rely on any special abstraction of computation, and is adapted to generate efficient reordered code for multicore CPUs.

VI. CONCLUSION

Register spills and low performance are a problem when compiling scientific codes with high degree of many-to-many reuse. We present LARS, a list-based, adaptive, register pressure driven source-level scheduler, that leverages operator associativity to reorder instructions to reduce register pressure. The metrics used by LARS are powerful enough to exploit patterns in the computation, and general enough to benefit a variety of input applications. We demonstrate the usability of LARS, and the effectiveness of its reordering heuristics, over several benchmarks using multiple compilers and architectures.

ACKNOWLEDGMENTS

We thank the anonymous reviewers for their feedback and suggestions that helped improve the paper. This work was supported in part by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of the U.S. Department of Energy Office of Science and the National Nuclear Security Administration, and by the U.S. National Science Foundation (NSF) through awards 1440749 and 1513120.
APPENDIX A
EXAMPLE: LARS in action

We demonstrate the power of LARS by using it to reorder a Jacobi stencil computation [1]. We assume that the interlock window size is 1. The computation has only inter-statement reuse, and the cost-tuple for labels are sorted as described in Section III-F.

Figure 6e shows a 4-way unrolled version of the 2D 9-point Jacobi stencil. We assume that the coefficients in the stencil are literals, and all the input contributions to outputs are additive. There are 4 expression trees, each corresponding to the computation of a single output point, and there is significant reuse between these trees: two consecutive output points reuse 6 input values, and the output points two hops away reuse 3 input values. For the ease of description, let us assume that each input (output) point in Figure 6e is assigned an integer identifier which starts from 1, and is incremented during the lexicographical scan, going from left-to-right, top-to-bottom. We identify an input or output label as $i_v$ or $o_v$, respectively, where $v$ is its identifier. All the labels have the same initial priority.

LARS starts by scheduling the solo contributions from the inputs $i_1, i_7$ and $i_{13}$ that contribute to $o_1$, since these labels can be immediately released (Figure 6a). Next, $i_2$ is made live, since it has firing potential of 1, and has the lowest primary affinity to other non-live labels. Now, making $o_2$ live will release $i_2$ (Figure 6b). $i_{14}$ is made live next, as it will be released after making its contributions to $o_1$ and $o_2$. $i_8$ will be made live next, forcing $o_3$ to become live in the next step. At this point, we make $i_3$ live, and it contributes to three already-live output labels (Figure 6c).

LARS follows this pattern to progress to the schedule shown in Figure 6d, and ultimately that of 6e. At each step, we had at most three output points, that had high secondary affinity to each other, live consecutively. Also, we made exactly one input point live, which contributed to all the live output points, and was immediately released. Therefore, irrespective of the degree of unrolling, the maximum register pressure for the schedule by LARS will be 4.

Obtaining such a schedule is difficult with the existing instruction schedulers. The existing schedulers may interleave the computation across trees to increase ILP. However, among multiple interleavings with the same degree of ILP, there will be only a few that will simultaneously reduce the register pressure. Finding such interleavings requires more than just a greedy decision based on a local perspective of register pressure. LARS is able to find such an interleaving by having a broader perspective of register pressure based on release/fire potential, and cumulative primary/secondary affinities.

APPENDIX B
ASSEMBLY CODE ANALYSIS

We perform an analysis of the generated assembly code for the various versions, and count the number memory accesses via loads into the ymm/znmm registers in the computational loop. The numbers for Xeon Phi 7250 are presented in Table V. One can observe from the data that the reordered version incurs far lesser memory accesses than the unrolled version, indicating that the reordering with LARS reduces the number of spills and reloads.

APPENDIX C
ARTIFACT DESCRIPTION

A. Abstract
The artifact comprises LARS, an automated framework to perform reordering optimization on straight-line codes; the algorithmic details of the framework are described in the SC’18 paper Associative Instruction Reordering to Alleviate Register Pressure. The artifact will be publicly available for download from github. The downloaded package comes with

- The source code for the framework
- The benchmarks in the examples/ directory
- Documentation on how to add a new stencil benchmark in the docs/ directory
- Makefile to compile LARS, and shell scripts to run the benchmarks and verify the results reported in the paper

B. Description

1) Check-list (artifact meta information):
- Algorithm: Reordering framework for straight-line codes on CPUs.
- Program: C/C++ input.
- Compilation: g++ with c++11 support (GCC 4.9.2 and 5.3.0 tested).
- Transformations: The framework extracts the statements from the pragma-demarcated input C/C++ file, performs lowering transformations on the statements, and then reorders the lowered statements to enhance data reuse and simultaneously reduce register pressure.
- Binary: Makefile is included in the package to generate the executable. Reordered versions generated by the framework are included for all the benchmarks; the scripts used to generate the reordered versions are also included.
- Data set: Included in the examples/ directory.
- Run-time environment: Tested on Ubuntu 16.04, and Red Hat Enterprise Linux Server release 6.7 operating system.
- Hardware: We recommend a linux platform
- Output: GFLOPS for all the input benchmarks.
- Publicly available?: Yes.

2) How software can be obtained (if available): The framework is open-source, and will be available for download from the git repository https://github.com/pssrawat/LARS. The downloaded package comprises the source code, the benchmarks, and the evaluation instructions and scripts. All the files in the repository are licensed to The Ohio State University.

3) Hardware dependencies: The framework has been tested on Ubuntu 16.04 and Red Hat Enterprise Linux Server release 6.7.

4) Software dependencies:
   - flex version $\geq 2.6.0$ (2.6.0 tested)
   - bison version $\geq 3.0.4$ (3.0.4 tested)
   - cmake version $\geq 3.8$ for gppuc (3.8 tested)
   - Boost version $\geq 1.58$ (1.58 tested)
   - GCC version $\geq 4.8.1$ with c++11 support to compile the framework (4.9.2 and 5.3.0 tested)
   - GCC version $\geq 7.2.0$ for benchmarking
   - LLVM version $\geq 6.0.0$ for benchmarking

5) Datasets: All the benchmarks that are evaluated in the paper are packaged in the examples/ directory. Additionally, Makefiles and scripts are included for easy evaluation.
Fig. 6: Steps in instruction reordering with LARS for a 4-way unrolled 2D 9-point Jacobi stencil

<table>
<thead>
<tr>
<th>Bench.</th>
<th>GCC</th>
<th>LVM</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Og</td>
<td>Unrolled</td>
</tr>
<tr>
<td></td>
<td>A</td>
<td>A</td>
</tr>
<tr>
<td>helmholtz-v2</td>
<td>21</td>
<td>62</td>
</tr>
<tr>
<td>hyperterm</td>
<td>317</td>
<td>-</td>
</tr>
<tr>
<td>differterm</td>
<td>345</td>
<td>-</td>
</tr>
<tr>
<td>rhs4h3fort</td>
<td>632</td>
<td>-</td>
</tr>
<tr>
<td>derivative</td>
<td>299</td>
<td>-</td>
</tr>
</tbody>
</table>

The unrolling factors can be changed in the input C/C++ file, and the computed GFLOPS for all the benchmarks will be redirected to the output file output.txt in the examples/ directory.

D. Evaluation and expected result

The performance for each stencil benchmark in GFLOPS will be in output.txt after the evaluation script successfully finishes.

E. Experiment customization

The unrolling factors can be changed in the input C/C++ file, and the reordered versions regenerated by using the reorder.sh script provided with each benchmark. The documentation in docs/ folder provides additional details about adding new benchmarks, and optimizing them with LARS.

C. Installation

First clone the artifact source to a local machine:

```
$ git clone https://github.com/pssrawat/LARS
```

Then compile the source code to create the executables:

```
$ cd LARS
$ make all
```

To run the benchmarks:

```
$ cd examples
```

Edit run-benchmarks.sh in examples/ to select appropriate target architecture, and set up paths to the benchmarking compilers. The default has been set for the Skylake i7-6770K processor. Execute the benchmarking script:

```
$ ./run-benchmarks.sh
```

The performance for each stencil benchmark in GFLOPS will be in output.txt after the evaluation script successfully finishes.

```
$ cd examples
```

Edit run-benchmarks.sh in examples/ to select appropriate target architecture, and set up paths to the benchmarking compilers. The default has been set for the Skylake i7-6770K processor. Execute the benchmarking script:

```
$ ./run-benchmarks.sh
```