# IFIP Advances in Information and Communication Technology

**508** 

#### Editor-in-Chief

Kai Rannenberg, Goethe University Frankfurt, Germany

#### Editorial Board

TC 1 - Foundations of Computer Science

Jacques Sakarovitch, Télécom ParisTech, France

TC 2 - Software: Theory and Practice

Michael Goedicke, University of Duisburg-Essen, Germany

TC 3 – Education

Arthur Tatnall, Victoria University, Melbourne, Australia

TC 5 - Information Technology Applications

Erich J. Neuhold, University of Vienna, Austria

TC 6 - Communication Systems

Aiko Pras, University of Twente, Enschede, The Netherlands

TC 7 – System Modeling and Optimization

Fredi Tröltzsch, TU Berlin, Germany

TC 8 – Information Systems

Jan Pries-Heje, Roskilde University, Denmark

TC 9 – ICT and Society

Diane Whitehouse, The Castlegate Consultancy, Malton, UK

TC 10 – Computer Systems Technology

Ricardo Reis, Federal University of Rio Grande do Sul, Porto Alegre, Brazil

TC 11 - Security and Privacy Protection in Information Processing Systems

Steven Furnell, Plymouth University, UK

TC 12 - Artificial Intelligence

Ulrich Furbach, University of Koblenz-Landau, Germany

TC 13 – Human-Computer Interaction

Marco Winckler, University Paul Sabatier, Toulouse, France

TC 14 - Entertainment Computing

Matthias Rauterberg, Eindhoven University of Technology, The Netherlands

# IFIP - The International Federation for Information Processing

IFIP was founded in 1960 under the auspices of UNESCO, following the first World Computer Congress held in Paris the previous year. A federation for societies working in information processing, IFIP's aim is two-fold: to support information processing in the countries of its members and to encourage technology transfer to developing nations. As its mission statement clearly states:

IFIP is the global non-profit federation of societies of ICT professionals that aims at achieving a worldwide professional and socially responsible development and application of information and communication technologies.

IFIP is a non-profit-making organization, run almost solely by 2500 volunteers. It operates through a number of technical committees and working groups, which organize events and publications. IFIP's events range from large international open conferences to working conferences and local seminars.

The flagship event is the IFIP World Computer Congress, at which both invited and contributed papers are presented. Contributed papers are rigorously refereed and the rejection rate is high.

As with the Congress, participation in the open conferences is open to all and papers may be invited or submitted. Again, submitted papers are stringently refereed.

The working conferences are structured differently. They are usually run by a working group and attendance is generally smaller and occasionally by invitation only. Their purpose is to create an atmosphere conducive to innovation and development. Refereeing is also rigorous and papers are subjected to extensive group discussion.

Publications arising from IFIP events vary. The papers presented at the IFIP World Computer Congress and at open conferences are published as conference proceedings, while the results of the working conferences are often published as collections of selected and edited papers.

IFIP distinguishes three types of institutional membership: Country Representative Members, Members at Large, and Associate Members. The type of organization that can apply for membership is a wide variety and includes national or international societies of individual computer scientists/ICT professionals, associations or federations of such societies, government institutions/government related organizations, national or international research institutes or consortia, universities, academies of sciences, companies, national or international associations or federations of companies.

More information about this series at http://www.springer.com/series/6102

Thomas Hollstein · Jaan Raik Sergei Kostin · Anton Tšertov Ian O'Connor · Ricardo Reis (Eds.)

# VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability

24th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2016 Tallinn, Estonia, September 26–28, 2016 Revised Selected Papers



Editors

Thomas Hollstein Anton Tšertov

Tallin University of Technology Tallinn University of Technology

Tallinn Tallinn Estonia Estonia

Jaan Raik Ian O'Connor

Tallinn University of Technology Ecole Centrale de Lyon

Tallinn Ecully Estonia France

Sergei Kostin Ricardo Reis

Tallinn University of Technology Federal University of Rio Grande do Sul

Tallinn Porto Alegre Estonia Brazil

ISSN 1868-4238 ISSN 1868-422X (electronic)
IFIP Advances in Information and Communication Technology
ISBN 978-3-319-67103-1 ISBN 978-3-319-67104-8 (eBook)
DOI 10.1007/978-3-319-67104-8

Library of Congress Control Number: 2017952848

#### © IFIP International Federation for Information Processing 2017

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by Springer Nature
The registered company is Springer International Publishing AG
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

#### **Preface**

This book contains extended and revised versions of the highest quality papers selected from those presented during the 24th IFIP/IEEE WG10.5 International Conference on Very Large Scale Integration (VLSI-SoC), a global System-on-Chip design and CAD conference. The 24th conference was held at the Park Inn in the Radisson Meriton Conference and Spa Hotel in Tallinn, Estonia, September 26–28, 2016. Previous conferences took place in Edinburgh, Scotland (1981); Trondheim, Norway (1983); Tokyo, Japan (1985); Vancouver, Canada (1987); Munich, Germany (1989); Edinburgh, Scotland (1991); Grenoble, France (1993); Chiba, Japan (1995); Gramado, Brazil (1997); Lisbon, Portugal (1997); Montpellier, France (2001); Darmstadt, Germany (2003); Perth, Australia (2005); Nice, France (2006); Atlanta, USA (2007); Rhodes, Greece (2008); Florianopolis, Brazil (2009); Madrid, Spain (2010); Kowloon, Hong Kong, China (2011); Santa Cruz, USA (2012); Istanbul, Turkey (2013); Playa del Carmen, Mexico (2014); and Daejeon, South Korea (2015).

The purpose of this conference, which was sponsored by IFIP TC 10 Working Group 10.5, the IEEE Council on Electronic Design Automation (CEDA), and by IEEE Circuits and Systems Society, with the cooperation of ACM SIGDA, is to provide a forum for the presentation and discussion of the latest scientific and industrial results and developments as well as future trends in the field of System-on-Chip (SoC) design, considering the challenges of modern nano-scaled state-of-the-art and future manufacturing technologies. The down-scaling of the feature sizes of modern semiconductor technologies imposes numerous new challenges on physical and system-level design of SoCs. Increasing reliability challenges demand new concepts in fault-tolerance and testing. While classically, based on the bathtub fault rate model, testing has been applied after manufacturing only, in the nano-era, built-in testing concepts have to monitor the system's health status during its lifetime. Sophisticated design and architectural measures are required to cope with wear-out, and system lifetime health management and active fault-resilience are also required. VLSI-SoC addresses these future challenges and provides an internationally acknowledged platform for scientific contribution and industrial progress within this field.

For VLSI-SoC 2016, 36 papers out of 93 submissions were selected for presentation at the conference.

Out of these 36 full papers presented at the conference, 11 papers were chosen by a Selection Committee to have an extended and revised version included in this book. The selection process of these papers considered the evaluation scores during the review process as well as the review forms provided by members of the Technical Program Committee and session chairs as a result of the presentations.

The papers in this proceedings volume have authors from Belgium, China, France, Germany, Hong Kong, Iran, Israel, Italy, Singapore, and the USA. The Technical Program Committee for the regular tracks comprised 95 members from 25 countries.

#### VI Preface

VLSI-SoC 2016 was the culmination of the work of many dedicated volunteers: paper authors, reviewers, session chairs, invited speakers, and various committee chairs. We thank them all for their contribution.

This book is intended for the VLSI community, mainly those persons who did not have the chance to attend the conference. We hope you enjoy reading this book and that you find it useful in your professional life and for the development of the VLSI community as a whole.

August 2017

Thomas Hollstein Jaan Raik Sergei Kostin Anton Tšertov Ian O'Connor Ricardo Reis

# **Organization**

#### **General Chairs**

Jaan Raik Tallinn UT, Estonia Ian O'Connor ECL Lyon, France

#### **Technical Program Chairs**

Thomas Hollstein Frankfurt UAS, Germany Krishnendu Chakrabarty Duke University, USA

#### **Special Sessions Chair**

Matteo Sonza Reorda Politecnico di Torino, Italy

#### **PhD Forum Chair**

Mario Schölzel Potsdam University, Germany

## Finance/Local Arrangements Chair

Maksim Jenihhin Tallinn UT, Estonia

# **Publicity Chairs**

Ricardo Reis UFRGS, Brazil

Masahiro Fujita Tokyo University, Japan Said Hamdioui Delft University, Netherlands

# **VLSI-SoC Steering Committee**

Manfred Glesner TU Darmstadt, Germany

Salvador Mir TIMA, France

Michel Robert University of Montpellier, France Chi-Ying Tsui HKUST, Hong Kong, China

Matthew Guthaus UC Santa Cruz, USA Ricardo Reis UFRGS, Brazil Luis Miguel Silveira INESC ID, Portugal

Fatih Ugurdag Ozyegin University, Turkey

#### VIII Organization

#### **Publication Chairs**

Anton Tsertov Tallinn UT, Estonia Sergei Kostin Tallinn UT, Estonia

#### **Registration Chair**

Siavoosh Payandeh Tallinn UT, Estonia

Azad

#### Web Chair

Tarmo Robal Tallinn UT, Estonia

#### **Local Organizing Committee**

Lembit Jürimägi Tallinn UT, Estonia Siavoosh Payandeh Tallinn UT, Estonia

Azad

# **Technical Program Committee**

#### Analog and Mixed-Signal IC Design

Jerzy Dabrowski Linköping University

(Co-chair)

Makoto Nagata Kobe University

(Co-chair)

Kenichi Okada Tokyo Institute of Technology
Tsung-Hsien Lin National Taiwan University
Link Fried L

Jacob Wikner Linköping University

Rashad Ramzan National University of Computer and Emerging

Sciences-FAST-NU

Pawel Sniatala Poznan University of Technology

Robert Szczygiel AGH - University of Science and Technology

#### System Architectures, NoC, 3D, Multi-core and Reconfigurable

Michael Hübner Ruhr-Universität Bochum

(Co-chair)

Dirk Stroobandt Ghent University

(Co-chair)

Jiang Xu Hong Kong University of Science and Technology

Wim Vanderbauwhede University of Glasgow
Ulya Karpuzcu University of Minnesota
Joao Cardoso FEUP/Universidade do Porto
Jishen Zhao University of California
Leandro Indrusiak University of York
Radu Teodorescu Ohio State University

#### CAD, Synthesis, and Analysis

Peeter Ellervee Tallinn University of Technology

(Co-chair)

Ricardo Reis (Co-chair) UFRGS

Masahiro Fujita University of Tokyo Takashi Kambe Kinki University

Bei Yu Chinese University of Hong Kong

Tiziano Villa University of Verona

Srinivas Katkoori University of South Florida

Jari Nurmi Tampere University of Technology Johnny Öberg Royal Institute of Technology

Juha Plosila Turku University

#### Prototyping, Verification, Modeling, and Simulation

Graziano Pravadelli University of Verona

(Co-chair)

Ian Harris (Co-chair) University of California Irvine

Eli Arbel IBM Haifa Lab

Anupam Chattopadhyay Nanyang Technological University

Matthieu Moy Verimag Rob Aitken ARM Ltd.

Goerschwin Fey University of Bremen and German Aerospace

Center - DLR

Laurence Pierre Université de Grenoble Sandip Ray Intel Corporation

Francis Wolff Case Western Reserve University

#### Circuits and Systems for Signal Processing and Communications

Fatih Ugurdag Ozyegin University

(Co-chair)

Tobias Noll (Co-chair) RWTH Aachen
Dajiang Zhou Waseda University
Luc Claesen University of Hasselt

Hm Bae KAIST

Per Larsson-Edefors Chalmers University of Technology

Jongsun Park Korea University
Oscar Gustafsson Linköping University

#### Embedded System Architectures, Design, and Software

Zebo Peng (Co-chair) Linköping University

Vijaykrishnan Pennsylvania State University

Narayanan (Co-chair)

Lars Bauer Karlsruhe Institute of Technology - KIT

Ing-Chao Lin National Cheng Kung University

#### X Organization

Zili Shao Hong Kong Polytechnic University

Hai Li University of Pittsburgh
Yu Wang Tsinghua University

Paul Pop Technical University of Denmark
Jason Xue City University of Hong Kong

Ingo Sander Royal Institute of Technology – KTH

#### Low-Power and Thermal-Aware Design

Aida Todri-Sanial LIRMM Montpellier

(Co-chair)

José L. Ayala (Co-chair) Complutense University of Madrid

Nadine Azemard LIRMM/CNRS
Masaaki Kondo University of Tokyo
Mirko Loghi Università di Udine

Jose Luis Abellan Catholic University of Murcia Marina Zapater Universidad Politécnica de Madrid

Andrea Bartolini University of Bologna

#### Memory Technologies, Circuits, and Systems

Lionel Torres (Co-chair)
Yiran Chen (Co-chair)
Jingtong Hu
Wujie Wen

LIRMM Montpellier
University of Pittsburg
Oklahoma State University
Florida International University

Elena Ioana Vatajelu Politecnico di Torino

Weisheng Zhao Spintronics Interdisciplinary Center, Beihang University

Danghui Wang NorthWestern Polytechnical University

Jean-Michel Portal Ecole Polytech' Marseille

Olivier Thomas CEA-Leti Nitin Chandrachoodan IIT Madras Jean-Michel Portal IM2NP

#### Design for Variability, Reliability, and Testing

Bernd Becker (Co-chair) University of Freiburg Erik Larsson (Co-chair) Lund University

Tony Kim Nanyang Technological University

Sandeep Kumar Goel TSMC

Saqib Khursheed University of Liverpool Stephan Eggersglüß University of Bremen Stefano Dicarlo Politecnico di Torino

Emil Gizdarski SYNOPSYS Satoshi Ohtake Oita University

## Security

Lilian Bossuet University St. Etienne

(Co-chair)

Mihalis Maniatakos NYU Abu Dhabi

(Co-chair)

Paolo Maistri TIMA Laboratory

Julien Francq Airbus Defence & Space - CyberSecurity

Debdeep IIT Kharagpur

Mukhopadhyay

Jeyavijayan Rajendran University of Texas at Dallas

Joseph Zambreno Iowa State University Xueyang Wang Intel Corporation

Yier Jin University of Central Florida

# **Contents**

Enabling Internet-of-Things with Opportunities Brought by Emerging Devices, Circuits and Architectures	1
Logic with Unipolar Memristors – Circuits and Design Methodology Nimrod Wald, Elad Amrani, Avishay Drori, and Shahar Kvatinsky	24
Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors	41
Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits	60
Digital Hardware Design Based on Metamodels and Model Transformations	83
Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings	108
Improving Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs	130
Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping  Valentino Peluso, Roberto G. Rizzo, Andrea Calimera, Enrico Macii, and Massimo Alioto	152
Earth Mover's Distance as a Comparison Metric for Analog Behavior  Alexander W. Rath, Sebastian Simon, Volkan Esen, and Wolfgang Ecker	173

# XIV Contents

Approximate Matrix Inversion for Linear Pre-coders in Massive MIMO Syed Mohsin Abbas and Chi-Ying Tsui	192
A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA	213
Author Index	233