



## Poster: Fault-Tolerant Multi-Processor Scheduling with Backup Copy Technique

Petr Dobiáš, Emmanuel Casseau, Oliver Sinnen

### ► To cite this version:

Petr Dobiáš, Emmanuel Casseau, Oliver Sinnen. Poster: Fault-Tolerant Multi-Processor Scheduling with Backup Copy Technique. Conference on Design and Architectures for Signal and Image Processing (DASIP), Sep 2017, Dresden, Germany. hal-01610745

HAL Id: hal-01610745

<https://inria.hal.science/hal-01610745>

Submitted on 5 Oct 2017

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# FAULT-TOLERANT MULTI-PROCESSOR SCHEDULING WITH BACKUP COPY TECHNIQUE

Petr Dobiáš, Emmanuel Casseau and Oliver Sinnen  
emmanuel.casseau@irisa.fr

**Aim:** Development of a run-time, self-adaptive scheduling algorithm for Multi-Processor System-on-Chip taking into account faults and thereby treating unreliable system components

**Keywords:** Fault-tolerant design, Mapping and scheduling, Multi-processor platform

**Context:**

- Increasing demand on multi-processor systems for high performance and low power consumption

## Assumptions:


- $P$  identical processors
- Aperiodic and independent tasks
- Dynamic mapping and scheduling without preemption
- Only one processor failure at any instant of time
- Primary/backup (PB) approach: each task  $T$  has two identical copies: primary copy (PC) and backup copy (BC)

**Issues:**



- Trade-off between parallel computing (performance) and spatial redundancy on multi-cores (reliability)
- Mapping and scheduling control on multiprocessor platforms

## PRINCIPLE OF MAPPING AND SCHEDULING BASED ON THE PRIMARY/BACKUP APPROACH

Algorithm to map and schedule tasks



Fault management algorithm



Parameter	Value
Number of processors	2-25
Targeted processor load ( $TPL$ )	0.25-2.25




Table: Simulation parameters

Task attribute	Distribution	Min	Max
Arrival time $a$	Poisson	-	-
Computation time $c$	Uniform	1	20
Deadline $d$	Uniform	$2c$	$5c$

Table: Task parameters

Figure: System model

## RESULTS



— PB  
— PB + BC overloading

— PB + BC deallocation  
— PB + BC deallocation + BC overloading  
— Active PB + BC deallocation + BC overloading