<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-01519763</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-11T05:27:59+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Efficient Multi-rate Hybrid Continuous-Time/Discrete-Time Cascade 2-2 Sigma-Delta Modulators for Wideband Telecom</title>
            <author role="aut">
              <persName>
                <forename type="first">J.</forename>
                <forename type="middle">Gerardo</forename>
                <surname>García-Sánchez</surname>
              </persName>
              <email type="md5">13e8d872e3f993f405b84951c138243c</email>
              <email type="domain">imse-cnm.csic.es</email>
              <idno type="idhal" notation="numeric">988884</idno>
              <idno type="halauthorid" notation="string">1058328-988884</idno>
              <affiliation ref="#struct-6617"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">José</forename>
                <surname>Rosa</surname>
              </persName>
              <email type="md5">5472cac71e067906bf68ee49ee43666f</email>
              <email type="domain">imse-cnm.csic.es</email>
              <idno type="idhal" notation="numeric">988885</idno>
              <idno type="halauthorid" notation="string">1168210-988885</idno>
              <affiliation ref="#struct-6617"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2017-05-09 11:39:53</date>
              <date type="whenModified">2024-04-12 18:32:05</date>
              <date type="whenReleased">2017-05-09 11:40:58</date>
              <date type="whenProduced">2011-10-03</date>
              <date type="whenEndEmbargoed">2015-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-01519763v1/document">
                <date notBefore="2015-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-01519763v1/file/978-3-642-32770-4_8_Chapter.pdf" id="file-1519763-1580910">
                <date notBefore="2015-01-01"/>
              </ref>
              <ref type="externalLink" target="https://link.springer.com/content/pdf/10.1007%2F978-3-642-32770-4_8.pdf"/>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-01519763</idno>
            <idno type="halUri">https://inria.hal.science/hal-01519763</idno>
            <idno type="halBibtex">garciasanchez:hal-01519763</idno>
            <idno type="halRefHtml">&lt;i&gt;19th International Conference on Very Large Scale Integration (VLSISOC)&lt;/i&gt;, Oct 2011, Hong Kong, China. pp.124-143, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-642-32770-4_8"&gt;&amp;#x27E8;10.1007/978-3-642-32770-4_8&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">19th International Conference on Very Large Scale Integration (VLSISOC), Oct 2011, Hong Kong, China. pp.124-143, &amp;#x27E8;10.1007/978-3-642-32770-4_8&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-1519763-1580910"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-379" corresp="IFIP-AICT">VLSI-SoC: Advanced Research for Systems on Chip</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Efficient Multi-rate Hybrid Continuous-Time/Discrete-Time Cascade 2-2 Sigma-Delta Modulators for Wideband Telecom</title>
                <author role="aut">
                  <persName>
                    <forename type="first">J.</forename>
                    <forename type="middle">Gerardo</forename>
                    <surname>García-Sánchez</surname>
                  </persName>
                  <email type="md5">13e8d872e3f993f405b84951c138243c</email>
                  <email type="domain">imse-cnm.csic.es</email>
                  <idno type="idhal" notation="numeric">988884</idno>
                  <idno type="halauthorid" notation="string">1058328-988884</idno>
                  <affiliation ref="#struct-6617"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">José</forename>
                    <surname>Rosa</surname>
                  </persName>
                  <email type="md5">5472cac71e067906bf68ee49ee43666f</email>
                  <email type="domain">imse-cnm.csic.es</email>
                  <idno type="idhal" notation="numeric">988885</idno>
                  <idno type="halauthorid" notation="string">1168210-988885</idno>
                  <affiliation ref="#struct-6617"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>19th International Conference on Very Large Scale Integration (VLSISOC)</title>
                  <date type="start">2011-10-03</date>
                  <date type="end">2011-10-05</date>
                  <settlement>Hong Kong</settlement>
                  <country key="CN">China</country>
                </meeting>
                <editor>Salvador Mir</editor>
                <editor>Chi-Ying Tsui</editor>
                <editor>Ricardo Reis</editor>
                <editor>Oliver C. S. Choy</editor>
                <imprint>
                  <publisher>Springer</publisher>
                  <biblScope unit="serie">VLSI-SoC: Advanced Research for Systems on Chip</biblScope>
                  <biblScope unit="volume">AICT-379</biblScope>
                  <biblScope unit="pp">124-143</biblScope>
                  <date type="datePub">2012</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-642-32770-4_8</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">continuous-time and discrete-time circuits</term>
                <term xml:lang="en">multi-rate sigma-delta modulators</term>
                <term xml:lang="en">Analog-to-digital conversion</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>This chapter discusses the use of hybrid continuous-time /discrete-time fourth-order cascade two-stage 2-2 ΣΔ modulators for wideband low-power wireless applications. The modulator architecture under study is based on a new concept of multi-rate operation, in which the front-end stage – implemented using continuous-time (Gm-C) integrators – operates at a higher rate than the back-end (switched-capacitor) stage. This strategy benefits from the faster operation of continuous-time circuits while keeping power efficiency and high robustness against circuit element tolerances. A comparison with conventional multi-rate and single-rate (continuous-time) ΣΔ modulators is carried out based on the impact of main circuit-level error mechanisms, namely: mismatch, finite OTA dc gain and finite gain-bandwidth product. Closed-form analytical expressions are derived for the nonideal in-band noise power of the different architectures under study, demonstrating a good agreement with simulations and showing the benefits of the presented approach. Simulation results show that the proposed modulator is able to operate with a maximum sampling rate of up to 1GHz, digitizing signals with a 44-to-92dB peak signal-to-(noise+distortion) ratio within a programmable 5-to-60MHz bandwidth.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="laboratory" xml:id="struct-6617" status="VALID">
          <orgName>Instituto de Microelectrónica de Sevilla</orgName>
          <orgName type="acronym">IMSE-CNM</orgName>
          <date type="start">1989-01-01</date>
          <desc>
            <address>
              <addrLine>Seville Institute of Microelectronics Edificio CICA, Avda Reina Mercedes s/n 41012 Sevilla</addrLine>
              <country key="ES"/>
            </address>
            <ref type="url">http://www.imse-cnm.csic.es/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-106380" type="direct"/>
            <relation active="#struct-254694" type="direct"/>
            <relation active="#struct-300746" type="direct"/>
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-106380" status="VALID">
          <idno type="IdRef">026373246</idno>
          <idno type="ISNI">0000000123535612</idno>
          <idno type="ROR">https://ror.org/02gfc7t72</idno>
          <idno type="Wikidata">Q74202089</idno>
          <orgName>Consejo Superior de Investigaciones Cientificas [España] = Spanish National Research Council [Spain]</orgName>
          <orgName type="acronym">CSIC</orgName>
          <date type="start">1939-01-01</date>
          <desc>
            <address>
              <addrLine>Serrano 117, 28006, Madrid</addrLine>
              <country key="ES"/>
            </address>
            <ref type="url">http://www.csic.es/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-254694" status="VALID">
          <idno type="IdRef">02643007X</idno>
          <idno type="ROR">https://ror.org/03yxnpp24</idno>
          <orgName>Universidad de Sevilla = University of Seville = Université de Seville</orgName>
          <desc>
            <address>
              <addrLine>C/ S. Fernando, 4, C.P. 41004-Sevilla</addrLine>
              <country key="ES"/>
            </address>
            <ref type="url">http://www.us.es/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-300746" status="VALID">
          <idno type="ROR">https://ror.org/03ycqrz18</idno>
          <orgName>Centro Nacional de Microelectronica [Spain]</orgName>
          <orgName type="acronym">CNM</orgName>
          <desc>
            <address>
              <addrLine>Campus Universidad Autónoma de Barcelona - 08193 Bellaterra, Barcelona</addrLine>
              <country key="ES"/>
            </address>
            <ref type="url">http://www.cnm.es</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>