



HAL
open science

Coordinating Phased Activities while Maintaining Progress

Tiago Cogumbreiro, Francisco Martins, Vasco Thudichum Vasconcelos

► **To cite this version:**

Tiago Cogumbreiro, Francisco Martins, Vasco Thudichum Vasconcelos. Coordinating Phased Activities while Maintaining Progress. 15th International Conference on Coordination Models and Languages (COORDINATION), Jun 2013, Florence, Italy. pp.31-44, 10.1007/978-3-642-38493-6_3. hal-01486033

HAL Id: hal-01486033

<https://inria.hal.science/hal-01486033v1>

Submitted on 9 Mar 2017

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

Coordinating phased activities while maintaining progress

Tiago Cogumbreiro, Francisco Martins, and Vasco Thudichum Vasconcelos

LaSIGE, Faculty of Sciences, University of Lisbon

Abstract. In order to develop reliable applications for parallel machines, programming languages and systems need to provide for flexible parallel programming coordination techniques. Barriers, clocks and phasers constitute promising synchronisation mechanisms, but they exhibit intricate semantics and allow writing programs that can easily deadlock. We present an operational semantics and a type system for a fork/join programming model equipped with a flexible variant of phasers. Our proposal allows for a precise control over the maximum number of synchronisation steps each task can be ahead of others. A type system ensures that programs do not deadlock, even when they use multiple phasers.

1 Introduction

The key to develop scalable parallel applications lies in using coordination mechanisms at the “right” level of abstraction [8]. Rather than re-inventing the wheel with *ad hoc* solutions [20], programmers should resort to off-the-shelf coordination mechanisms present in programming languages and systems. Barriers, in their multiple forms [1,5,6,7,9,11,14] constitute one such coordination mechanism. A barrier allows multiple tasks to synchronise at a single point, in such a way that: a) before synchronisation *no task* has crossed the barrier, and b) after synchronisation *all tasks* have crossed the barrier.

Programs that use a single barrier to coordinate all their tasks do not deadlock. If using a single barrier may reveal itself quite limited in practice, groups of tasks that use multiple barriers may easily deadlock. To address this issue, the X10 programming language [7] proposes clocks, a deadlock-free coordination mechanism. Clocks later inspired primitives in other languages, such as Java [13] (as of version 7), Habanero Java [17] (HJ), and an extension to OpenMP [18].

For some applications, the semantics of traditional barriers is overly inflexible. With this mind, Shirako *et al.* introduced *phasers* [17], a primitive that allows some tasks to cross the barrier before synchronisation, thus relaxing condition a) above. Phasers allow for asymmetric parallel programs, including multiple producer/single consumer applications where, at each iteration, the consumer waits for the producers to cooperate in assembling an item. In a different direction, Albrecht *et al.* proposed a *partial barrier* construct [3] that only requires some tasks to arrive at the barrier, thus relaxing condition b). This form of barriers

can be used in applications that synchronise on a subset of all tasks, allowing, *e.g.*, computation to progress quickly even when in presence of slow tasks.

Reasoning about such enriched constructs is usually far from trivial: the semantics is intricate and most languages lack a precise specification (including Java barriers and HJ phasers). In this work we propose a calculus for a fork/join programming model that unifies the various forms of barriers, including X10 clocks [7], HJ phasers (both bounded [16] and unbounded [17]), and Java barriers [13].

Our proposal not only subsumes those of X10, HJ and Java, but further increases the flexibility of the coordination mechanism. We allow tasks to be ahead of others up to a *bounded* number of synchronisation phases, and yet guarantee that well-typed programs are deadlock free. In contrast, HJ allows tasks to be ahead of others by an arbitrary number of phases, which is of limited interest, since fast tasks may eventually exhaust computational resources, such as buffer space.

To summarise, our contributions are:

- a flexible barrier construct that allows for a precise control over the maximum number of phases each task can be ahead of others;
- an operational semantics for a fork/join programming model that captures barrier-like coordination patterns found in X10, HJ, and Java;
- a type system that ensures progress, hence the absence of deadlocks, in addition to the usual type preservation.

The paper is organised as follows. The next section addresses related work. Section 3 presents the syntax and the operational semantics of our language. Thereafter, we introduce the type system and the main results of our work. Section 5 concludes the paper while putting forward lines of future research.

2 Related work via an example

Figure 1a sketches a parallel breadth-first search algorithm to find an exit in a labyrinth. The algorithm uses two groups of tasks: one traverses the labyrinth (modelled by a graph) and another inspects the visited nodes for an exit. The sketch was originally implemented in OpenMP by Süß and Leopold [19]. The algorithm proceeds iteratively, handling at each step (or phase) all nodes at the same depth. If a node is an exit, the algorithm terminates; otherwise it computes the node’s neighbours and places them in a buffer to be processed in a later phase. The tasks synchronise at the end of each phase.


Figure 1b depicts two execution states for phases i and $i + 1$. At phase i , tasks t_1, \dots, t_N read nodes from `buf 1` (that stores the nodes of depth level i), compute their descendants, and then in `buf 2` (via function `traverseNodes()`). Tasks c_1, \dots, c_M read nodes from `buf 1` and look for an exit node (function `checkNodesForAnExit()`). Both groups of tasks synchronise (at phaser `c`) and advance to phase $i + 1$. Notice that at phase $i + 1$ the tasks c_1, \dots, c_M continue to process `buf 1`, while the traversal group t_1, \dots, t_N is handling nodes at depth

```

1 finish (
2   let t = newPhaser 0 in
3   let c = newPhaser 0 in (
4     for (int j=0; j<N; j++)
5       async {c:K, t:0} (
6         while(!exitFound) (
7           traverseNodes();
8           arrive c; arrive t; awaitAll);
9         drop c; drop t);
10    drop t;
11    for (int j=0; j<M; j++)
12      async {c:0} (
13        while(!exitFound) (
14          arrive c; awaitAll;
15          checkNodesForAnExit());
16        drop c)
17    drop c)
18 ) // join task created in lines 5,12

```

(a) Algorithm



(b) Execution diagram (K=2)

Fig. 1: A parallel breadth-first search algorithm.

level $i + 1$ (buf 2). This situation is possible due to the bound K assigned to phaser c upon launching the traversal tasks (line 5). Bound K denotes the number of phases the traversal tasks may be ahead of the checker tasks. The number of buffers is equal to $K + 1$.

The synchronisation of tasks is challenging and involves phasers c and t . Phaser c is used to synchronise traversal tasks with checker tasks, while the traversal tasks further synchronise among themselves at phaser t . The bound $c:K$ in line 5 reads as “phaser b has bound K in the spawned task.” On the other hand, bound $t:0$ (also in line 5) means that the traversal activities must all be in the same phase. This synchronisation scheme ensures that the traversal tasks must process all nodes at the same depth and only after that advance to the next level. The traversal tasks set the pace for the checker tasks with phaser c . In their turn, the checker tasks (lines 12–16) use bound $c:0$, thus enforcing that they simultaneously process the same depth level and do not overtake the tasks in the traversal group.

Barriers, clocks, and phasers are insufficient for this sort of coordination. Barriers and clocks are too inflexible, since no task can cross the barrier before the others arrive. HJ phasers are too loose, since when not used as barriers, tasks run unconstrained and may overflow buffers. Phasers beams [16] are a step towards this sort of control, but its semantics is only informally described and they do not guarantee deadlock-freedom. Our proposal permits different tasks to specify the maximum number of phases they can be ahead of the slowest.

In contrast, phaser beams define such a number on a per-phaser basis. To unify regular phasers and phaser beams, we also supply an operation that skips waiting on a phase.

Saraswat and Jagadeesan presented a calculus for the X10 language that includes barriers, fork/join, conditional atomic blocks, and hierarchical shared memory [15]. The authors define a small-step operational semantics and claim that X10 programs without conditional atomic blocks do not deadlock, yet no deadlock-freedom theorem is formally proved. Lee and Palsberg present a calculus, called FX10, with two constructs from X10: fork/join and atomic blocks [10]. FX10 is suited for inter-procedural analysis through type inference and includes a formal proof of a fragment of the deadlock theorem stated by Saraswat and Jagadeesan. The type system used to identify may-happen-parallelism is further explored in [2]. Other formal studies on fork/join semantics include [1,4]. Our previous work defines an operational semantics and a type system for a calculus with a fork/join programming model and clocks [12], but does not include a deadlock-freedom theorem.

X10 clocks and HJ phasers are language-based approaches, whereas the Java barrier (also called phaser) is a library-based approach. Features that appear simultaneous in our calculus, in X10, and in HJ are: controlled barrier registration to avoid non-determinism, advancement on multiple barriers, and enforced barrier deregistration before activity termination to avoid barrier-related deadlocks. Features that appear in our calculus and in HJ alone include phaser visibility restricted to finish scopes to avoid deadlocks between phaser and finish; enforced deregistration before terminating a finish to avoid deadlocks between barriers. HJ and X10 automatically deregister from barriers when activities terminate. Instead we require explicit operations on phasers, in order to obtain a clearer operational semantics. Our type system provides enough information to guide a compiler into automatically inserting such operations, if desired. Finally, the ability to specify the maximum number of phases a task may be ahead of the slowest is unique to our language.

3 Syntax and operational semantics

Our language, inspired by X10 and HJ, uses activities to organise independent computations and features two coordination mechanisms to control concurrency: phaser and finish. For the sake of simplicity, the language focuses on task coordination, providing very little in the way of describing complex computations.

The syntax of the language is defined in Figure 2. It relies on a base set of variables, ranged over by x , and a set of natural numbers, ranged over by m and n . Bounds B map phaser names to the phaser bounds. We use the standard abbreviation $t;e$ to denote the expression **let** $x = t$ **in** e when variable x does not occur in expression e . A term t is transformed into an expression via **let** $x = t$ **in** x . We describe the language constructs along with the presentation of the operational semantics.

$e ::=$	<i>Expressions</i>	$t ::=$	<i>Terms</i>
v	value	e	expression
$ \text{let } x = t \text{ in } e$	local declaration	$ \text{newPhaser } v$	new phaser, bounded by v
$v ::=$	<i>Values</i>	$ \text{drop } v$	deregister from phaser v
x	variable	$ \text{arrive } v$	arrive at phaser v
$ n$	natural number	$ \text{awaitAll}$	await on registered phasers
$ ()$	unit	$ \text{skipAll}$	skip phase on all phasers
$B ::=$	<i>Bounds</i>	$ \text{async } B e$	fork an activity
\emptyset	empty	$ \text{finish } e$	wait for termination
$ B \uplus \{v: v\}$	bound		

Fig. 2: The syntax of expressions.

$S ::= \langle Q; A \rangle$	<i>States</i>	$A ::= \emptyset \mid A \uplus \{l: a\}$	<i>Activity maps</i>
$Q ::= \emptyset \mid Q \uplus \{h: P\}$	<i>Phaser maps</i>	$a ::= \langle B; e \rangle \mid \langle S; B; e \rangle$	<i>Activities</i>
$P ::= \emptyset \mid P \uplus \{l: r\}$	<i>Phasers</i>	$v ::= \dots \mid h$	<i>Values</i>
$r ::= \langle n; s \rangle$	<i>Local views</i>	$s ::= \text{un} \mid \text{ar}$	<i>Arrival status</i>

Fig. 3: The syntax states.

Figure 3 introduces the syntax of a machine state. The run-time system relies on two additional disjoint sets, \mathcal{H} and \mathcal{L} . Set \mathcal{H} contains *phaser names*, ranged over by h . *Activity names*, l , are taken from set \mathcal{L} . A state S of a computation comprises a shared *phaser map* Q and an *activity map* A . Each phaser map Q stores the available phasers, mapping phaser names to phasers. A phaser maps activity names to *local views*. A local view consists of the phase n the activity is in and an arrival status s set to **ar** when the activity arrives at the phaser. An activity map A maps activity names l to activities a . There are two kinds of activities: regular activities $\langle B; e \rangle$ consist of the bound for each phaser the activity is registered with, and an expression e ; finish activities $\langle S; B; e \rangle$ additionally include a state S comprising the activities spawned within a **finish** instruction. Given any map, say X , we write $\text{dom } X$ for the domain of X and $\text{range } X$ for the co-domain of X . In a map $X \uplus \{x: u\}$ we assume x does not occur in $\text{dom } X$.

Figure 4 introduces a small step reduction relation on states, $S_1 \rightarrow S_2$, capturing the non-deterministic choice of which activity to evaluate next. Auxiliary functions and predicates are in Figure 5. The phaser creation instruction, **newPhaser** n , evaluates to a fresh phaser name h ; it also registers under h the current activity l with a local view composed of bound n and phase 0. All other phaser-related operations evaluate to $()$. Activities deregister from a phaser h via an expression **drop** h , thus removing the local view from the phaser. Instruc-

$$\begin{array}{c}
\frac{h \notin \text{dom } Q}{\langle Q \quad ; A \uplus \{l: \langle B; \text{let } x = \text{newPhaser } n \text{ in } e \rangle\} \rangle} \quad \text{(R-PHASER)} \\
\rightarrow \langle Q \uplus \{h: \{l: \langle 0; \text{un} \rangle\}\} ; A \uplus \{l: \langle B \uplus \{h: n\}; \text{let } x = h \text{ in } e \rangle\} \rangle \\
\langle Q \uplus \{h: \langle P \uplus \{l: _ \rangle\}\} ; A \uplus \{l: \langle B \uplus \{h: _ \rangle; \text{let } x = \text{drop } h \text{ in } e \rangle\} \rangle \quad \text{(R-DROP)} \\
\rightarrow \langle Q \uplus \{h: P\} \quad ; A \uplus \{l: \langle B; \text{let } x = () \text{ in } e \rangle\} \rangle \\
\langle Q \uplus \{h: \langle P \uplus \{l: \langle n; \text{un} \rangle\}\} \rangle ; A \uplus \{l: \langle B; \text{let } x = \text{arrive } h \text{ in } e \rangle\} \rangle \quad \text{(R-ARRIVE)} \\
\rightarrow \langle Q \uplus \{h: \langle P \uplus \{l: \langle n; \text{ar} \rangle\}\} \rangle ; A \uplus \{l: \langle B; \text{let } x = () \text{ in } e \rangle\} \rangle \\
\frac{\text{unblocked}(Q, l, B)}{\langle Q \quad ; A \uplus \{l: \langle B; \text{let } x = \text{awaitAll in } e \rangle\} \rangle} \quad \text{(R-AWAIT)} \\
\rightarrow \langle \text{commit}(l, Q) ; A \uplus \{l: \langle B; \text{let } x = () \text{ in } e \rangle\} \rangle \\
\langle Q \quad ; A \uplus \{l: \langle B; \text{let } x = \text{skipAll in } e \rangle\} \rangle \quad \text{(R-SKIP)} \\
\rightarrow \langle \text{commit}(l, Q) ; A \uplus \{l: \langle B; \text{let } x = () \text{ in } e \rangle\} \rangle \\
\frac{l_2 \notin \text{dom } A \cup \text{dom } B_1 \cup \text{dom } B_2}{\langle Q \quad ; A \uplus \{l_1: \langle B_1; \text{let } x = \text{async } B_2 \ e_2 \text{ in } e_1 \rangle\} \rangle} \\
\rightarrow \langle \text{copy}(l_1, l_2, \text{dom } B_2, Q) ; A \uplus \{l_1: \langle B_1; \text{let } x = () \text{ in } e_1 \rangle\} \uplus \{l_2: \langle B_2; e_2 \rangle\} \rangle \quad \text{(R-ASYNC)} \\
\frac{l_2 \notin \text{dom } A \cup \text{dom } B}{\langle Q; A \uplus \{l_1: \langle B; \text{let } x = \text{finish } e_1 \text{ in } e_2 \rangle\} \rangle} \quad \text{(R-FINISH)} \\
\rightarrow \langle Q; A \uplus \{l_1: \langle \emptyset; \{l_2: \langle \emptyset; e_1 \rangle\}; B; \text{let } x = () \text{ in } e_2 \rangle\} \rangle \\
\frac{S_1 \rightarrow S_2}{\langle Q; A \uplus \{l: \langle S_1; B; e \rangle\} \rangle \rightarrow \langle Q; A \uplus \{l: \langle S_2; B; e \rangle\} \rangle} \quad \text{(R-ACTIVITY)} \\
\frac{\text{halted}(S)}{\langle Q; A \uplus \{l: \langle S; B; e \rangle\} \rangle \rightarrow \langle Q; A \uplus \{l: \langle B; e \rangle\} \rangle} \quad \text{(R-JOIN)} \\
\langle Q; A \uplus \{l: \langle B; \text{let } x = v \text{ in } e \rangle\} \rangle \rightarrow \langle Q; A \uplus \{l: \langle B; e[v/x] \rangle\} \rangle \quad \text{(R-LET)} \\
\langle Q; A \uplus \{l: \langle B; \text{let } x = (\text{let } y = e_1 \text{ in } t) \text{ in } e_2 \rangle\} \rangle \quad \text{(R-UNFOLD)} \\
\rightarrow \langle Q; A \uplus \{l: \langle B; \text{let } y = e_1 \text{ in } (\text{let } x = t \text{ in } e_2) \rangle\} \rangle
\end{array}$$

Fig. 4: Small step semantics for states, $S \rightarrow S$.

tion **arrive** h marks the local view of activity l as arrived, **ar**. An activity can only **arrive** once per phase.

Instruction **awaitAll** waits until activity l becomes *unblocked*. The current phase of a phaser is the natural number corresponding to the smallest local view among all activities registered in the phaser (Figure 5). An activity l is unblocked when it has arrived at allphasers *and* each bound allows progress (i.e., the bound is larger than the difference between the current phase and the phaser's phase). For each phaser activity l is registered with, rule R-AWAIT advances the phase and sets the arrival status back to **un**, via function $\text{commit}(l, Q)$. HJ and X10 implicitly arrive at all non-arrived barriers before advancing.

Expression **skipAll** simply advances the phase and does not wait for other activities. This operation can be used to let an activity use a phaser repeatedly without waiting for others. Spawning a new activity with rule R-ASYNC

Phase function for local views, $\text{phase}(r) = n$:

$$\text{phase}(\langle n; \mathbf{un} \rangle) = n \quad \text{phase}(\langle n; \mathbf{ar} \rangle) = n + 1$$

Phase partial function for phasers, $\text{phase}(P) = n$:

$$\text{phase}(P) = \min\{\text{phase}(r) \mid r \in \text{range } P\}$$

Unblocked predicate, $\text{unblocked}(Q, l, B)$: $\text{unblocked}(Q, l, \emptyset)$

$$\frac{\text{unblocked}(Q, l, B) \quad Q(h) = P \quad P(l) = \langle n; \mathbf{ar} \rangle \quad m > n - \text{phase}(P)}{\text{unblocked}(Q, l, B \uplus \{h: m\})}$$

Phase commit partial function, $\text{commit}(l, Q) = Q$:

$$\frac{\text{commit}(l, Q \uplus \{h: P \uplus \{l: \langle n; \mathbf{ar} \rangle\}\}) = \text{commit}(l, Q) \uplus \{h: P \uplus \{l: \langle n + 1; \mathbf{un} \rangle\}\} \quad l \notin \text{dom } P}{\text{commit}(l, Q \uplus \{h: P\}) = \text{commit}(l, Q) \uplus \{h: P\}} \quad \text{commit}(l, \emptyset) = \emptyset$$

Local view copy partial function, $\text{copy}(l_1, l_2, H, Q) = Q$:

$$\frac{\frac{h \in H \quad P(l_1) = r}{\text{copy}(l_1, l_2, H, Q \uplus \{h: P\}) = \text{copy}(l_1, l_2, H, Q) \uplus \{h: P \uplus \{l_2: r\}\}} \quad h \notin H}{\text{copy}(l_1, l_2, H, Q \uplus \{h: P\}) = \text{copy}(l_1, l_2, H, Q) \uplus \{h: P\}} \quad \text{copy}(l_1, l_2, H, \emptyset) = \emptyset$$

Halted state predicate, $\text{halted}(S)$: $\text{halted}(\langle Q; \{l_1: \langle \emptyset; v_1 \rangle, \dots, l_n: \langle \emptyset; v_n \rangle\} \rangle)$

Fig. 5: Phaser-related functions and predicates.

evaluates expression e concurrently, by augmenting the activity map with a new activity $\langle B_2; e \rangle$. For each phase in bounds B_2 , we copy the local views from the spawning activity l_1 to the spawned activity l_2 , as captured by function $\text{copy}(l_1, l_2, H, Q)$, where H is a set of phaser names, defined in Figure 5. Spawned activities inherit the arrival statuses, for otherwise, depending on the order of reduction of the spawning and spawned activities, the spawned activity may or may not participate in the synchronisation of the current phase, inducing an undesirable non-determinism in the phaser semantics [12].

Rule R-FINISH evaluates expressions of the form **let** $x = \mathbf{finish}$ e_1 **in** e_2 by suspending expression **let** $x = ()$ **in** e_2 and by evaluating e_1 in a newly created state. The finish activity (a triple as in Figure 3) holds a state (comprising an empty phaser map and an activity $\langle \emptyset; e_1 \rangle$ that is not registered on any phaser), the current bounds B , and the suspended expression **let** $x = ()$ **in** e_2 . Such an activity will then reduce, via rule R-ACTIVITY, until halted (a predicate introduced in Figure 5). Then, the suspended activity resumes execution by means of rule R-JOIN.

The evaluation of let-expressions is standard. Rule R-LET replaces variable x by value v in continuation e . Nested let bindings are unfold with rule R-UNFOLD.

We complete this section with a pair of examples leading to deadlocks, thus motivating the need for the type system in the next section. An activity that, before terminating, does not deregister from every phaser it is registered with will cause every activity that synchronises with that phaser to deadlock. Consider a program composed of two activities. Activity l1 creates a phaser x (line 2) and in the subsequent line spawns an activity l2 also registered with x; the latter activity does nothing (not even deregisters from phaser x). Activity l1 synchronises and deadlocks at line 5, forever waiting for activity l2 to **arrive**.

<pre> 1 // activity l1 2 let x = newPhaser 0 in 3 async {x:0} (); // forgets drop x 4 arrive x; 5 awaitAll // l1 deadlocks here </pre>	<p>The deadlocked state:</p> $\langle \{h: \{l_1: \langle 0; \mathbf{ar} \rangle, l_2: \langle 0; \mathbf{un} \rangle\} \rangle;$ $\{l_1: \langle \{h: 0 \rangle; \mathbf{let} w = \mathbf{awaitAll} \mathbf{in} w \rangle,$ $l_2: \langle \{h: 0 \rangle; () \rangle, \}$
--	--

Listing 1.1: An activity that forgets to deregister from a phaser.

An activity that forgets to **arrive** before awaiting other activities deadlocks itself and the remaining participants in the synchronisation. In the next program, activity l1 creates a phaser x and spawns activity l2 that simply arrives at x (line 4) and awaits for l1 (line 5). Activity l1 forgets to arrive at x but still awaits (line 6) and therefore deadlocks along with activity l2 (in line 5).

<pre> 1 // activity l1 2 let x = newPhaser 0 in 3 async {x:0} (// activity l2 4 arrive x; 5 awaitAll); // l2 deadlocks here 6 awaitAll // l1 deadlocks here </pre>	<p>The deadlocked state:</p> $\langle \{h: \{l_1: \langle 0; \mathbf{un} \rangle, l_2: \langle 0; \mathbf{ar} \rangle\} \rangle;$ $\{l_1: \langle \{h: 0 \rangle; \mathbf{let} w = \mathbf{awaitAll} \mathbf{in} w \rangle,$ $l_2: \langle \{h: 0 \rangle; \mathbf{let} z = \mathbf{awaitAll} \mathbf{in} z \rangle \}$
---	---

Listing 1.2: An activity that forgets to arrive at a phaser.

4 Type system and results

This section introduces our type system and its main results, namely type preservation and progress for typable states.

We rely on a set of type variables, ranged over by α . The syntax of types is defined by the grammar in Figure 6, and include those for the unit constant, **unit**, for the natural numbers, **nat**, and for phasers, α . We assign a different (singleton) type α to each phaser, in order to track how phasers are used throughout the program. The type system for our programming language is also defined in Figure 6. *Typings* Γ are maps from variables and phaser names to types. *Arrival maps* Φ map type variables (singleton phaser types) into arrival status. The re-

The syntax of types:

$$\tau ::= \mathbf{unit} \mid \mathbf{nat} \mid \alpha$$

Well-formed types, $\Phi \vdash \tau$:

$$\Phi \vdash \mathbf{unit} \quad \Phi \vdash \mathbf{nat} \quad \Phi, \alpha: s \vdash \alpha \quad (\text{T-WF-U, T-WF-N, T-WF-P})$$

Typing rules for bounds, $\Gamma; \Phi \vdash B: \Phi$:

$$\frac{\Gamma; \Phi_1 \vdash B: \Phi_2 \quad \Gamma; \Phi_1 \vdash v_1: \alpha \quad \Gamma; \Phi_1 \vdash v_2: \mathbf{nat} \quad \Gamma; \Phi \vdash \emptyset: \emptyset}{\Gamma; \Phi_1 \vdash (B \uplus \{v_1: v_2\}): (\Phi_2 \uplus \{\alpha: \Phi_1(\alpha)\})} \quad (\text{T-BOUND-CONS, T-BOUND-NIL})$$

Typing rules for values, $\Gamma; \Phi \vdash v: \tau$:

$$\Gamma; \Phi \vdash (): \mathbf{unit} \quad \Gamma; \Phi \vdash n: \mathbf{nat} \quad \frac{\Gamma(v) = \tau \quad \Phi \vdash \tau}{\Gamma; \Phi \vdash v: \tau} \quad (\text{T-UNIT, T-NAT, T-VAL})$$

Typing rules for terms and for expressions, $\Gamma; \Phi \vdash t: (\tau, \Phi)$ and $\Gamma; \Phi \vdash e: (\tau, \Phi)$:

$$\frac{\Gamma; \Phi \vdash v: \mathbf{nat} \quad \alpha \notin \text{dom } \Phi}{\Gamma; \Phi \vdash (\mathbf{newPhaser } v): (\alpha, \Phi \uplus \{\alpha: \mathbf{un}\})} \quad (\text{T-PHASER})$$

$$\frac{\Gamma; \Phi \uplus \{\alpha: s\} \vdash v: \alpha}{\Gamma; \Phi \uplus \{\alpha: s\} \vdash (\mathbf{drop } v): (\mathbf{unit}, \Phi)} \quad \frac{\Gamma; \Phi \uplus \{\alpha: \mathbf{un}\} \vdash v: \alpha}{\Gamma; \Phi \uplus \{\alpha: \mathbf{un}\} \vdash (\mathbf{arrive } v): (\mathbf{unit}, \Phi \uplus \{\alpha: \mathbf{ar}\})} \quad (\text{T-DROP, T-ARRIVE})$$

$$\Gamma; \{\alpha_1: \mathbf{ar}, \dots, \alpha_n: \mathbf{ar}\} \vdash \mathbf{awaitAll}: (\mathbf{unit}, \{\alpha_1: \mathbf{un}, \dots, \alpha_n: \mathbf{un}\}) \quad (\text{T-AWAIT})$$

$$\Gamma; \{\alpha_1: \mathbf{ar}, \dots, \alpha_n: \mathbf{ar}\} \vdash \mathbf{skipAll}: (\mathbf{unit}, \{\alpha_1: \mathbf{un}, \dots, \alpha_n: \mathbf{un}\}) \quad (\text{T-SKIP})$$

$$\frac{\Gamma; \Phi_1 \vdash B: \Phi_2 \quad \Gamma; \Phi_2 \vdash e: (-, \emptyset)}{\Gamma; \Phi_1 \vdash (\mathbf{async } B e): (\mathbf{unit}, \Phi_1)} \quad \frac{\Gamma; \emptyset \vdash e: (\tau, \emptyset)}{\Gamma; \Phi \vdash (\mathbf{finish } e): (\mathbf{unit}, \Phi)} \quad (\text{T-ASYNC, T-FINISH})$$

$$\frac{\Gamma; \Phi \vdash v: \tau}{\Gamma; \Phi \vdash v: (\tau, \Phi)} \quad \frac{\Gamma; \Phi_1 \vdash e_1: (\tau_1, \Phi_2) \quad \Gamma \uplus \{x: \tau_1\}; \Phi_2 \vdash e_2: (\tau_2, \Phi_3)}{\Gamma; \Phi_1 \vdash (\mathbf{let } x = e_1 \mathbf{in } e_2): (\tau_2, \Phi_3)} \quad (\text{T-VALUE, T-LET})$$

Fig. 6: The syntax of types and the typing rules.

lation for well-formed types $\Phi \vdash \tau$ ensures that activities only make use of the phasers they are registered with.

The typing rules for bounds $\Gamma; \Phi_1 \vdash B: \Phi_2$ assign an arrival map Φ_2 to bounds B , under a context consisting of a typing Γ and an arrival map Φ_1 . Rule T-BOUND-CONS ensures that B maps phasers into natural numbers, and also that it holds distinct phasers. The fact that phasers are associated to singleton types enables us to track aliasing in bounds.

The typing rules for values $\Gamma; \Phi \vdash v: \tau$ are straightforward. Rule T-VAL asserts that the value, either a variable or a phaser name, must be in typing Γ and that its type well formed.

For expressions we define a *type and effect* system $\Gamma; \Phi_1 \vdash e: (\tau, \Phi_2)$ stating that expression e is of type τ and effect Φ_2 . The effects are important to track

the changes in the arrival map, forced by the evaluation of an expression. The type of a **newPhaser** term is a new singleton type α that is also introduced in the effect. All remaining terms are of type **unit**. The effect a **drop** v term is the incoming arrival map from which α was removed, so that value v cannot be further used (*cf.* rule T-VAL). Rule T-ARRIVE ensures that activities can **arrive** at phaser α only once, by requiring that the phaser’s arrival status is **un** and by changing it into **ar**.

Terms **awaitAll** and **skipAll** mark the end of a phase: the rules check that all phasers have arrived and then reset the phasers to **un**. For example, in line 6 of Listing 1.2, activity `l1` does not **arrive** at x , so we must type the term **awaitAll** under a typing $\{x: \alpha\}$ and an arrival map $\{\alpha: \mathbf{un}\}$ which does not succeed according to rule T-AWAIT.

In rule T-ASYNC, the spawned activity e is checked against an arrival map Φ_2 for the phasers in B . Furthermore, e must deregister from all its phasers before terminating (hence the empty effect for e). The effect of the **finish** itself is the incoming phaser map, so that the spawning activity inherits the arrival status of the phasers. For example, we reject the program in Listing 1.1, since the spawned activity does not drop all its phasers before terminating. In fact, the empty task in line 3 must be typed under context $\{x: \alpha\}$ and phaser map $\{\alpha: \mathbf{un}\}$, but the arrival map is not empty for the unit term $()$.

Rule T-FINISH also forces e to deregister from all the phasers it has created, and therefore **finish** e has no effect on the arrival map Φ . In order to avoid deadlocks, we prevent e from accessing any existing phaser, thus eliminating (nested) dependencies between phasers and **finish**. The typing rule for **let** is standard.

The typing rules for states are introduced in Figure 7. We rely on a *set of activity names* A , a *phase difference* map Δ mapping pairs of activity names to integer values (not necessarily natural numbers), and a *phase difference tree* map Σ mapping activity names to pairs composed of a phase difference map (for the root activity) and a phase difference tree map (for the children activities, if any). A state $\langle Q; A \rangle$ can be seen as a set of activity trees, the trees in A . Regular activities $\langle B; e \rangle$ are leaf nodes, whereas finish activities $\langle S; B; e \rangle$ are internal nodes whose children are the activities in S . When type checking a state, the topology of the phase difference tree Σ matches that of the activity tree.

We use $\Delta \vdash P$ to check that the difference of phases between activities l_i and l_j are recorded in $\Delta(l_i, l_j)$, for any pair l_i, l_j registered with P . Judgement $\Gamma \vdash_l Q: \Phi$ collects the arrival statuses of every phaser activity l is registered with. Judgement $\Delta; A \vdash Q: \Gamma$ checks the phase difference and the registered activity names for each phaser in Q , while building a context Γ for Q .

We have two rules for activities. For regular activities, rule T-ACT ensures that the bounds B and the arrival map Φ mentions the same phasers, while ensuring that expression e deregisters from all phasers when before terminating (the effect of typing the expression is the empty arrival map). For finish activities, rule T-F-ACT ensures that both the state S and the finish continuation $\langle B; e \rangle$ are

Phase difference for phasers, $\Delta \vdash P$:

$$\frac{\Delta(l_i, l_j) = n_i - n_j \quad \forall 1 \leq i, j \leq k}{\Delta \vdash \{l_1: \langle n_1; - \rangle, \dots, l_k: \langle n_k; - \rangle\}} \quad (\text{T-DIF})$$

Arrival map of a phaser map, $\Gamma \vdash_l Q: \Phi$:

$$\frac{\Gamma \vdash_l Q: \Phi \quad \Gamma(h) = \alpha \quad P(l) = \langle -; s \rangle}{\Gamma \vdash_l (Q \uplus \{h: P\}): (\Phi \uplus \{\alpha: s\})} \quad \frac{\Gamma \vdash_l Q: \Phi \quad l \notin \text{dom } P}{\Gamma \vdash_l (Q \uplus \{-: P\}): \Phi} \quad \Gamma \vdash_l \emptyset: \emptyset$$

(T-AR-CONS, T-AR-SKIP, T-AR-NIL)

Typing context of a phaser map, $\Delta; \Lambda \vdash Q: \Gamma$:

$$\frac{\alpha \notin \text{range } \Gamma \quad \text{dom } P \subseteq \Lambda \quad \Delta \vdash P \quad \Delta; \Lambda \vdash Q: \Gamma}{\Delta; \Lambda \vdash (Q \uplus \{h: P\}): (\Gamma \uplus \{h: \alpha\})} \quad \Delta; \Lambda \vdash \emptyset: \emptyset$$

(T-PM-CONS, T-PM-NIL)

Typing rules for activities, $\Delta; \Sigma; \Gamma; \Phi \vdash a$:

$$\frac{\Gamma; \Phi \vdash B: \Phi \quad \Gamma; \Phi \vdash e: (-, \emptyset)}{\emptyset; \emptyset; \Gamma; \Phi \vdash \langle B; e \rangle} \quad \frac{\Delta; \Sigma \vdash S \quad \emptyset; \emptyset; \Gamma; \Phi \vdash \langle B; e \rangle}{\Delta; \Sigma; \Gamma; \Phi \vdash \langle S; B; e \rangle}$$

(T-ACT, T-F-ACT)

Typing rules for activity maps, $\Sigma; \Gamma \vdash_Q A$:

$$\frac{\Gamma \vdash_l Q: \Phi \quad \Delta_1; \Sigma_1; \Gamma; \Phi \vdash a \quad \Sigma; \Gamma \vdash_Q A}{\Sigma \uplus \{l: \langle \Delta_1; \Sigma_1 \rangle\}; \Gamma \vdash_Q A \uplus \{l: a\}} \quad \emptyset; \Gamma \vdash_Q \emptyset$$

(T-AM-CONS, T-AM-NIL)

Typing rule for states, $\Delta; \Sigma \vdash S$: $\frac{\Delta; \text{dom } A \vdash Q: \Gamma \quad \Sigma; \Gamma \vdash_Q A}{\Delta; \Sigma \vdash \langle Q; A \rangle} \quad (\text{T-STATE})$

Fig. 7: Typing rules for states

well typed. To type check a state $\Delta; \Sigma \vdash \langle Q; A \rangle$, rule T-STATE uses the activity names in A and the phase difference Δ to type check the phaser map Q ; it also checks that the activity map A is well typed according to the phase difference tree Σ .

We complete this section by presenting the main results of the paper.

Lemma 1. *If $\Sigma \uplus \{l: \langle \Delta_1; \Sigma_1 \rangle\}; \Gamma \vdash_Q A \uplus \{l: a\}$, then there exists Φ such that $\Gamma \vdash_l Q: \Phi$, $\Delta_1; \Sigma_1; \Gamma; \Phi \vdash a$, and $\Sigma; \Gamma \vdash_Q A$.*

Theorem 1 (Subject reduction). *If $\Delta_1; \Sigma_1 \vdash S_1$ and $S_1 \rightarrow S_2$, then there exists Δ_2 and Σ_2 such that $\Delta_2; \Sigma_2 \vdash S_2$.*

Proof (Sketch). The proof follows by induction on the derivation of the reduction step. In each case we have to exhibit Δ_2 and Σ_2 . For R-PHASER we make use of a weakening lemma. Cases R-DROP, R-ARRIVE, R-AWAIT, R-SKIP, and R-ASYNC are similar. We prove that changes made in the phaser map after reduction have no effect on any activity besides the one under reduction. When the derivation

of the reduction step ends with rule R-ACTIVITY, we know that $\Sigma_1 = \Sigma \uplus \{l: \langle \Delta'_1; \Sigma'_1 \rangle\}$; by induction it follows that $\Delta'_2; \Sigma'_2 \vdash S_2$. We take $\Delta_2 = \Delta_1$ and $\Sigma_2 = \Sigma \uplus \{l: \langle \Delta'_2; \Sigma'_2 \rangle\}$. We apply Lemma 1 to the hypothesis to, and the induction hypothesis to complete the proof. Case R-JOIN, and R-UNFOLD are similar to R-ACTIVITY. For R-FINISH, we know that $\Sigma_1 = \Sigma \uplus \{l_1: \langle \emptyset; \emptyset \rangle\}$; we take $\Delta_2 = \Delta_1$ and $\Sigma_2 = \Sigma \uplus \{l_1: \langle \emptyset; \{l_2: \langle \emptyset; \emptyset \rangle\} \rangle\}$. We use a strengthening lemma: $\Gamma; \emptyset \vdash e: (\tau, \emptyset)$ and Γ only contains phaser names in its domain implies $\emptyset; \emptyset \vdash e: (\tau, \emptyset)$. Strengthening is applied to the newly created state. For R-LET we need a substitution lemma, strengthening and weakening.

For progress, we start by extracting a total order for the activities in a typable state.

Lemma 2. *If $\Delta; \Sigma \vdash \langle Q; \cdot \rangle$ then the relation $\{(l_1, l_2) \mid P \in \text{range } Q, P(l_1) = \langle n_1; \cdot \rangle, P(l_2) = \langle n_2; \cdot \rangle, n_1 \leq n_2\}$ is a total order.*

Theorem 2 (Progress). *If $\Delta; \Sigma \vdash S_1$ then S_1 is either halted(S_1) or there is a state S_2 such that $S_1 \rightarrow S_2$.*

Proof (Sketch). Activities can block for a number of reasons, easily deduced from the reduction rules in Figure 4. The cases for **drop**, **arrive**, **skipAll**, **async** and **let** are easily dismissed by a simple analysis of the typing derivation rules. For example, when the reduction step ends with rule R-ASYNC, we must show that $\Delta; \Sigma \vdash \langle Q; A \uplus \{l_1: \langle B_1; \mathbf{let } x = \mathbf{async } B_2 \ e_2 \ \mathbf{in } e_1 \rangle\} \rangle$ and $l_2 \notin \text{dom}(A, B_1, B_2)$ implies that $\text{copy}(l_1, l_2, \text{dom } B_2, Q)$ is defined. We proceed by induction on the structure of Q . The interesting case is when Q is $Q' \uplus \{h: P\}$, where we must show that $l_1 \in \text{dom } P$. From $\Delta; \Sigma \vdash S$ we know that $\Gamma \vdash_{l_1} Q: \Phi$. By showing that $\Gamma \vdash_l Q: \Phi$ implies $\text{dom } Q = \text{dom } \Gamma$, we obtain $h \in \text{dom } \Gamma$. Then we show that $h \in \text{dom } \Gamma$ and $\Gamma \vdash_l Q: \Phi$ implies $l \in \text{dom } Q(h)$.

Otherwise suppose that all activities in S_1 are blocked at **awaitAll**. Lemma 2 ensures that there is a total order on activity names. Since the order is total, there is one activity name that is smaller than all others; let it be l . From $\Delta; \Sigma \vdash \langle Q; A \uplus \{l: \langle B; \mathbf{let } x = \mathbf{awaitAll } \ \mathbf{in } e_1 \rangle\} \rangle$, we know that $P(l) = \langle m; \mathbf{ar} \rangle$, for some m . We also know that $\text{phase}(P) = \min\{n + 1 \mid \langle n; \mathbf{ar} \rangle \in \text{range } P\} = 1 + \min\{n \mid \langle n; \mathbf{ar} \rangle \in \text{range } P\} = 1 + m$. Hence l is unblocked and we have attained a contradiction.

In absence of infinite computations, it follows from the above theorem that all typable states eventually reach a halted state.

5 Conclusion and further work

We presented a calculus and a type system for a fork/join programming model with a flexible phaser mechanism. We favour explicit operations, yielding phaser operators which are simpler than those of Habanero Java [17]. Our proposal unifies the semantics of clocks [7], regular phasers [17], and phaser beams [16],

but goes further by allowing tasks to be ahead of others by a bounded number of phases.

HJ permits writing applications where the same task is registered with a phaser as a regular barrier and with another phaser that disregards all forms of synchronisation. For such cases, our **skipAll** operation is not enough. We can however introduce *unbounded local views* for tasks registered at phasers with an infinite bound (tasks that do not want to synchronise, only to influence others). An expression **advance** v , available only for activities registered with an infinite bound, would advance a single phaser. We believe that such an extension can be easily accommodated in our system.

To focus on the intricacies of synchronisation, we kept our language very simple. Extensions required for real world programming include provision for unbounded computations (in the form of recursion or loops) and for a mutable store (in the form of imperative variables). Loops can be introduced in our calculus while causing little interference with the model and results, as long as they preserve an invariant on the registered phasers at every iteration. In order to build circular buffers of phasers, HJ applications may create phasers within a loop. A possible workaround to accommodate such a feature in our language is to introduce a primitive that allocates an array of phasers.

Acknowledgements. This work was partially supported by project PTDC/EIA-CCO/122547/2010. The first author would like to thank Vivek Sarkar for welcoming him at the Habanero group at Rice University, during the year of 2012. We are grateful to Jun Shirako and anonymous referees for their feedback on this paper and to Vivek Sarkar for discussions related to phasers.

References

1. S. Aditya, J. E. Stoy, and Arvind. Semantics of barriers in a non-strict, implicitly-parallel language. In *Proceedings of FPCA '95*, pages 204–215. ACM, 1995.
2. S. Agarwal, R. Barik, V. Sarkar, and R. K. Shyamasundar. May-happen-in-parallel analysis of X10 programs. In *Proceedings of PPOPP'10*, pages 183–193. ACM, 2007.
3. J. Albrecht, C. Tuttle, A. C. Snoeren, and A. Vahdat. Loose synchronization for large-scale networked systems. In *Proceedings of ATEC'06*, pages 28–28. USENIX Association, 2006.
4. Arvind, J.-W. Maessen, R. S. Nikhil, and J. E. Stoy. λ_s : an implicitly parallel λ -calculus with letrec, synchronization and side-effects. *Electronic Notes Theoretical Computer Science*, 16(3):265–290, 1998.
5. F. R. Barnes, P. H. Welch, and A. T. Sampson. Barrier Synchronisation for occam-pi. In *Proceedings of PDPTA '05*, pages 173–179. CSREA Press, 2005.
6. V. Cavé, J. Zhao, J. Shirako, and V. Sarkar. Habanero-Java: the new adventures of old X10. In *Proceedings of PPPJ'11*, pages 51–61. ACM, 2011.
7. P. Charles, C. Grothoff, V. Saraswat, C. Donawa, A. Kielstra, K. Ebcioglu, C. von Praun, and V. Sarkar. X10: an object-oriented approach to non-uniform cluster computing. In *Proceedings of OOPSLA '05*, pages 519–538. ACM, 2005.
8. C. Cole and R. Williams. Photoshop scalability: Keeping it simple. *Queue*, 8:20–28, 2010.

9. L. Dagum and R. Menon. OpenMP: An Industry-Standard API for Shared-Memory Programming. *Computing in Science and Engineering*, 5(1):46–55, 1998.
10. J. K. Lee and J. Palsberg. Featherweight X10: a core calculus for async-finish parallelism. In *Proceedings of PPOPP'10*, pages 25–36. ACM, 2010.
11. D. Leijen, W. Schulte, and S. Burckhardt. The design of a task parallel library. In *Proceeding of OOPSLA'09*, pages 227–242. ACM, 2009.
12. F. Martins, V. T. Vasconcelos, and T. Cogumbreiro. Types for X10 Clocks. In *Proceedings of PLACES'10*, volume 69 of *EPTCS*, pages 111–129, 2011.
13. Oracle. Java Specification Request JSR-166, 2002.
14. J. Reinders. *Intel Threading Building Blocks: Outfitting C++ for Multi-core Processor Parallelism*. O'Reilly Media, 2007.
15. V. Saraswat and R. Jagadeesan. Concurrent clustered programming. In *Proceedings of CONCUR'05*, volume 3653 of *LNCS*, pages 353–367. Springer, 2005.
16. J. Shirako, D. Peixotto, D. Sbirlea, and V. Sarkar. Phaser beams: Integrating stream parallelism with task parallelism. In *X10 Workshop*, 2011.
17. J. Shirako, D. M. Peixotto, V. Sarkar, and W. N. Scherer. Phasers: a unified deadlock-free construct for collective and point-to-point synchronization. In *Proceedings of ICS'08*, pages 277–288. ACM, 2008.
18. J. Shirako, K. Sharma, and V. Sarkar. Unifying barrier and point-to-point synchronization in OpenMP with phasers. In *Proceeding of IWOMP'11*, volume 6665 of *LNCS*, pages 122–137. Springer, 2011.
19. M. Süß and C. Leopold. Implementing irregular parallel algorithms with OpenMP. In *Proceedings of Euro-Par'06*, pages 635–644. Springer, 2006.
20. W. Xiong, S. Park, J. Zhang, Y. Zhou, and Z. Ma. Ad hoc synchronization considered harmful. In *Proceedings of OSDI'10*, pages 1–8. USENIX Association, 2010.