Efficient Point based Global Illumination on Intel MIC Architecture
Xiang Xu, Pei Wang, Beibei Wang, Lu Wang, Changhe Tu, Xiangxu Meng, Tamy Boubekeur

To cite this version:
Xiang Xu, Pei Wang, Beibei Wang, Lu Wang, Changhe Tu, et al.. Efficient Point based Global Illumination on Intel MIC Architecture. Eurographics 2016 poster, May 2016, Lisbon, Portugal. hal-01316873

HAL Id: hal-01316873
https://inria.hal.science/hal-01316873
Submitted on 6 Jun 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Efficient Point based Global Illumination on Intel MIC Architecture

Xiang Xu\(^1,2\) Pei Wang\(^1,2\) Beibei Wang\(^3\) Lu Wang\(^1,2\) Changhe Tu\(^5,1,2\) Xiangxu Meng\(^5,1,2\) Tamy Boubekeur\(^4\)

\(^1\)Shandong University, \(^2\)Engineering Research Center of Digital Media Technology, Ministry of Education, China
\(^3\)INRIA; Université Grenoble-Alpes, LJJK; CNRS, LJJK, \(^4\)LTCI, CNRS, Telecom ParisTech, Paris-Saclay University

Abstract

Point-Based Global Illumination (PBGI) is a popular rendering method in special effects and motion picture productions. The tree-cut computation is in general the most time consuming part of this algorithm, but it can be formulated for efficient parallel execution, in particular regarding wide-SIMD hardware. In this context, we propose several vectorization schemes, namely single, packet and hybrid, to maximize the utilization of modern CPU architectures. While for the single scheme, 16 nodes from the hierarchy are processed for a single receiver in parallel, the packet scheme handles one node for 16 receivers. These two schemes work well for scenes having smooth geometry and diffuse material. When the scene contains high frequency bumps maps and glossy reflections, we use a hybrid vectorization method. We conduct experiments on an Intel Many Integrated Core architecture and report preliminary results on several scenes, showing that up to a 3x speedup can be achieved when compared with non-vectorized execution.

1. Context

PBGI [Chr08] has been introduced to compute diffuse global illumination effects efficiently. At the heart of the algorithm, the scene is represented by a shaded-hierarchical point structure that acts as a multi-resolution radiance cache. A cut is gathered from this tree using a top-down traversal to shade every single receiver (e.g., pixel) using a splatting procedure which solves for visibility using a local variant of the Z-Buffer algorithm. In practice, the traversing process represents a large portion of the rendering time. In this paper we focus on the mapping of the PBGI tree traversal onto a wide-SIMD architecture, which has been previously used successfully to accelerate global illumination. In particular we address the case of the 16-wide SIMD Intel MIC architecture [Int10](MIC).

2. Related Work

PBGI. PBGI was first proposed by Christensen [Chr08] to evaluate diffuse light transport. Ritschel et al. [REG*09] and Holländer et al. [HREB11] both have provided efficient GPU implementations. A number of subsequent approaches have been proposed to improve PBGI, including tree-cut/microbuffers factorization based on spatial coherence [WWB*12], and a wavelet-based model to simulate non-diffuse light transport [WMB15]

CPU Parallelism. A number of approaches have been proposed to exploit CPU vectorization for ray tracing, including packet-based ray tracing [BEL*07], the combination of single and packet-ray [BWW*12] and a low level kernel to maximize CPU usage [WWB*14].

3. Method

We represent our spatial hierarchy as a BSH with a branching factor of two. We propose three schemes to organize the tree traversal so that it fits MIC: single, packet and hybrid.

Single Vectorization. For the single scheme, we fill 16 SIMD lanes with different tree nodes and then one receiver processes these tree nodes in parallel. All the available nodes (the nodes which wait for traversal) are kept in a traversal queue, and we put 16 nodes from this queue to the SIMD lanes. During the traversal, three different masks are used for the node: a traversing mask, a splatting mask and a discarding mask. After this traversal operation, the nodes masked for traversing push their children node to the traversal queue and the nodes masked for splatting are splatted to the receiver microbuffer, while the nodes masked as discarding are culled. In this scheme, only one traversal queue is required to keep the available nodes. In practice, we observed that this approach can lead to a 2 \times to 3 \times speed up compared to the scalar one.

Packet Vectorization. For the packet scheme, each lane has its own receiver and microbuffer, and all the lanes share a traversal queue and a mask queue. The mask queue stores all the masks that determine whether a node will be traversed for a receiver or not. Each time, a node is picked from the traversal queue to fill the 16 lanes, while 16 masks are picked from the mask queue to fill...
Table 1: Performance measures (in seconds).

<table>
<thead>
<tr>
<th>scene</th>
<th>pre.</th>
<th>trav. time</th>
<th>others.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Thread</td>
<td>Single</td>
</tr>
<tr>
<td>CBox</td>
<td>2.95</td>
<td>50.90</td>
<td>24.19</td>
</tr>
<tr>
<td>Bunny</td>
<td>3.25</td>
<td>212.49</td>
<td>100.51</td>
</tr>
<tr>
<td>Sponza</td>
<td>4.28</td>
<td>266.60</td>
<td>122.28</td>
</tr>
<tr>
<td>Sib.</td>
<td>4.11</td>
<td>106.51</td>
<td>51.02</td>
</tr>
</tbody>
</table>

Figure 1: Visual comparison with path tracing.

4. Results

We implemented our algorithm in the Mitsuba Renderer [Jak10]. We compare (i) thread parallel execution (Thread), (ii) single vectorization (Single), (iii) packet vectorization (Packet) and (iv) path tracing solution (PTS), which we consider as ground truth for quality comparison, (shown in Fig.1). Performances (see Tab. 1) are measured on 1.1 GHz Intel Xeon Phi Coprocessor 7110P (61 core) with 8GB memory. The others in Tab. 1 includes the time for splatting and convolving.

Acknowledgements This work was supported by the CNNSF under Grant No.61472224, Shandong Key Research and Development Program under Grant No.2015GGX106006, the special funding of independent innovation and transformation of achievements in Shandong Province under Grant No. 2014ZZCX08201, the special funds of Taishan scholar construction project, Young Scholars Program of Shandong University under Grant No.2015WLJH41.

References


© 2016 The Author(s)

This is the author’s version of a work that was accepted for Eurographics Proceedings.