



HAL
open science

Single-Objective Optimization Methodology for the Design of RF Integrated Inductors

Fábio Passos, Maria Helena Fino, Elisenda Roca

► **To cite this version:**

Fábio Passos, Maria Helena Fino, Elisenda Roca. Single-Objective Optimization Methodology for the Design of RF Integrated Inductors. 5th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2014, Costa de Caparica, Portugal. pp.569-574, 10.1007/978-3-642-54734-8_63 . hal-01274823

HAL Id: hal-01274823

<https://inria.hal.science/hal-01274823v1>

Submitted on 16 Feb 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

Single-Objective Optimization Methodology for the Design of RF Integrated Inductors

Fábio Passos¹, M^a Helena Fino¹ and Elisenda Roca²

¹ Faculdade de Ciências e Tecnologia, Universidade Nova de Lisboa
2829-516 Caparica, Portugal
f.passos@campus.fct.unl.pt; hfino@fct.unl.pt

² Instituto de Microelectrónica de Sevilla, CSIC and Universidade de Sevilla
Seville, Spain
eli@imse-cnm.csic.es

Abstract – Designing integrated inductors for RF applications is quite a challenging task due to the necessity of minimizing the parasitic effects arising from using today's technologies. The multiplicity of non-ideal effects to be minimized makes imperious the use of optimization-based design methodologies. In this paper a model-based optimization methodology is considered as a way of offering the designer the possibility to obtain inductors with maximum quality factor. The inductor model accounts for square, hexagonal or octagonal topologies. Furthermore tapered inductors are also accounted for in the proposed model. The use of the inductor model reduces the optimization time significantly. The validity of the results obtained is checked against electromagnetic (EM) simulations. As an application example, the particular case for the design of inductors for 2.4 GHz is illustrated.

Keywords: Integrated Inductors, RF, Design, Optimization etc.

1 Introduction

Integrated Inductors are a very important element on modern radio frequency (RF) design [1]. During the past few years, the design of integrated inductors has attracted much interest in both IC design and electronic design automation communities. In order to design an integrated inductor three main parameters must be considered by the designer [2]. One of the most critical parameter, if not the most critical one, is inductance value. Afterwards, quality factor (Q) and self-resonance frequency (SRF) [3] are to be taken into consideration.

Given an inductor design, different approaches may be followed in order to evaluate these parameters. The most common and widely used are: electromagnetic (EM) simulations, surrogate models and lumped element models.

EM simulations are time consuming, i.e. a simulation of a single inductor in a visual environment with ADS Momentum [4] can last up to eight hours. However this is the most accurate simulation possible when designing inductors. Surrogate models i.e. [5] are mathematically extensive, computing exhausting and they are not physically understandable, and they introduce errors due to the mathematical expressions. On the other hand, lumped element models are based on physical expressions, which allow a much easier interpretation of the models [6]. Furthermore, as they rely on geometrical and technological parameters, design migration to new technologies is a straightforward process. In the end, these lumped element models are the option that allows the best trade-off between accuracy and simulation complexity. In order to obtain an inductor with desired impedance or the maximum quality factor possible, optimization based simulations must be used. It is possible to understand that if EM simulations and surrogate models are time prohibitive for only one inductor, to integrate these evaluation tools into optimization loops, is not a practicable solution. These leave designers with only one solution that is the usage of lumped element models. In this work the common π -model is used to model integrated inductors. After presenting the main contribution of the work to the implementation of collective Awareness systems, the inductor model is briefly described. Then, the integration of the inductor model into an optimization tools is presented. For the optimization a selection based differential evolution algorithm (SDBE) is used. Validity of the proposed methodology is performed by comparing the results of the optimization process for the design of an integrated inductor for 2.4 GHz against EM simulations. Finally conclusions are driven.

2 Relationship to Collective Awareness Systems

Collective Awareness systems link objects, people and knowledge in order to foster new forms of social and business innovation. The implementation of such systems relies on networks supporting the interconnections of a large number of heterogeneous cooperating devices. The development of systems has been made possible due to the rapid evolution of electronic technologies, which enable the implementation of ever more complex functions, in smaller and more rapid and less consuming circuits. To cope with the necessity of minimizing the power consumption of such systems, new design methodologies must be adopted so that the ever more stringent specifications may be attained. In the particular case of communications services, e.g. wireless communications devices, integrated inductors are becoming widely used in either Voltage Controlled Oscillators, LNAs and other RF blocks.

The main contribution of this paper is the definition of a single-objective model-based optimization methodology for the design of integrated inductors. The main added value relies on the possibility for designing square, hexagonal or octagonal, tapered/no tapered inductors.

3 Integrated Inductor Model

The simple π -model is the most widely used for characterizing integrated inductor. Its applicability, however is limited to frequencies in the order of 1GHz. The model used in this work is based on the segment model approach [7]. The inductor is divided into segments and then each segment is characterized with the π lumped-element circuit shown in Fig. 1. This figure illustrates a typical square integrated inductor, where n is the number of turns, w , the width of the metal turn, s , the spacing between metal turns, D_{out} , the outer diameter and, finally, D_{in} , the inner diameter.




Fig.1. Square inductor, its physical parameters and the π model.

The series branch of this model consists of L_s , R_s and C_s . The series resistance, R_s arises from metal resistivity of the inductor and is closely related to the quality factor, being a key issue for inductor modeling. The series feed-forward capacitance, C_p , is usually considered as the overlap capacitance between the spirals and the underpass metal lines, also called C_o [8]. However, as the minimum feature size of CMOS process continues to shrink, the spacing between metal spirals, s , can be reduced to a value similar to the distance to the underpass. Therefore the coupling capacitance between metal lines, C_s , can increase its significance in the total capacitance of the device, and therefore in the self-resonance frequency (SRF). C_p is then given by the sum of C_s and C_o . The capacitance C_{ox} represents the oxide capacitance between the spiral and the substrate. The silicon substrate is modeled with C_{sub} and R_{sub} [9]. A detailed explanation on how to evaluate L_s may be presented in [10]. For the remaining elements analytical expressions may be obtained in [11].

For the sake of simplicity some physical aspects were not taken into account in the analytical characterization of the model elements. For example, the model does not take into account *Eddy* currents [8], thus for small inner diameters, the model is less

accurate. Also, with a wider metal, the parasitic capacitances and fringing capacitances tend to increase and again, induce higher errors. Since this model is to be integrated into an optimization based design tool, the validity of the model along the overall design space was performed through a statistical analysis [11].

4 Optimization of Integrated Inductors

This section discusses the optimization of integrated inductors in a 0.35 μm CMOS technology for 2.4 GHz. In this work an octagonal layout is simulated because it uses less metal to draw turns than square or hexagonal layouts, and can therefore achieve higher quality factors. This section presents a single-objective optimization using the selection based differential evolution (SBDE) algorithm is presented. The results of the optimization processes are validated against EM simulations.

For inductor optimization, common design variables are the geometric parameters (i.e. number of turns, the inner diameter, the turn width and the spacing between turns) and the objectives are the inductor performances at a certain frequency (i.e. equivalent inductance, quality factor, self-resonance frequency and area). For the specific case of inductor optimization the SRF may not be explicitly defined as an objective. The guaranty that the SRF is well above the operating frequency may be obtained through the definition of some specific constraints such as the imposition that the inductor has to be in the plan bandwidth zone, i.e., the frequency band where the inductance value remains within 10% from the DC value [15].

In the case of the single objective, if several objectives envisaged into one optimization process, it is possible to build an objective function reflecting the weighted sum of the several objective functions.

The general constraints imposed in the optimization processes are:

- The inductance value is limited to only 5% error from the inductance desired at 2.4 GHz,
- The inductance curve has to be in the plain bandwidth zone,
- The quality factor has to be before the peak value, which means that the quality factor has to be in the positive slope region of the quality factor.

The single-objective optimization was made with the objective of finding an inductor with a given inductance value, while maximizing the quality factor and minimizing the area. This was possible through the weighted objective function shown in (1)

$$\text{Objective} = \text{Min}(-0.7 \cdot Q) + 0.3 \cdot \text{Area} \quad (1)$$

Several simulations were made in order to obtain inductors with a desired inductance for 1nH to 5nH. All optimizations were done with 300 individuals and 300 iterations and the simulation time was about 300 seconds per simulation. The inductors obtained were then simulated with ADS Momentum, in order to check the

validity of the results. The comparison values and curves are shown for each of the inductors obtained. The physical parameters of the inductors are given in Table 2, as well as the values for inductance and quality factor at 2.4 GHz. All the physical parameters are given in μm , and the inductance in nH. The relative error (ε) is given in %. The physical parameters also had to be limited so that the model is accurate over the design space considered. So, the geometric parameters were limited according to the values shown in Table 1. Layout and fabrication processes impose limits on the precision of the physical dimensions, and so not all values in a range can be used, only some discrete values. These values are defined by the grid of the optimization process and are related to each technology.

Table 1. Restrictions on the inductor physical parameters.

<i>Parameter</i>	Minimum	Maximum
<i>n</i>	2	7
<i>D_{in}</i> (μm)	100	250
<i>w</i> (μm)	5	10

Table 2. Comparison between inductance and quality factor for optimized inductors.

<i>L_D</i>	<i>n</i>	<i>w</i>	<i>D_{in}</i>	<i>s</i>	<i>L_{Model}</i>	<i>L_{EM}</i>	ε	<i>Q_{Model}</i>	<i>Q_{EM}</i>	ε
1 nH	2	10	123	2.5	1.04	1.01	2.97	8.80	9.07	2.98
2 nH	3	10	106	2.5	2.10	1.87	12.3	11.17	9.85	13.4
3 nH	3	10	144	2.5	2.80	2.66	5.26	11.32	10.35	9.37
4 nH	3	8.03	185	2.5	3.77	3.71	1.62	10.24	1.10	1.39
5 nH	4	5.63	143	2.5	5.03	4.90	2.65	9.21	9.55	3.56

It is possible to conclude that the model can be used in RF frequency range in the design space where the optimization process was developed. The errors observed in the optimization process are usually quite acceptable. It is also possible to observe that the inductor that has the highest error has the *D_{in}* and the *w* close to its boundaries, which increases the error values.

5 Conclusions and Future Work

In this work an efficient lumped-element model to characterize integrated inductors is presented. The model uses analytical expressions to evaluate the lumped elements values. The model is able to predict the inductance and the quality factor values with relative accuracy. The model was also integrated into an optimization process and the results validated against EM simulation. It has been proved that the model is suitable for RF circuit design and its best feature is the ability to save time in the design process. As future work, the model can be fitted to smaller frequency ranges in order to obtain higher accuracy. The complexity of the model can also be increased, adding elements to the equivalent circuit.

References

1. Ali. M. Niknead. Electromagnetics for High-Speed Analog and Digital Communication Circuits. 2007.
2. Yong Zhan; Sapatnekar, S.S., "Optimization of integrated spiral inductors using sequential quadratic programming," *Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings*, vol.1, no., pp.622,627 Vol.1, 16-20 Feb. 2004
3. S.S. Mohan and Stanford University. Dept. of Electrical Engineering. The Design, Modeling and Optimization of On-chip Inductor and Transformer Circuits. Stanford University, 1999.
4. ADS Momentum. Agilent technologies. EEsof division, Santa Rosa, CA, 2006.
5. Nieuwoudt, A.; Massoud, Y., "Variability-Aware Multilevel Integrated Spiral Inductor Synthesis," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol.25, no.12, pp.2613,2625, Dec. 2006
6. F. Passos, M. Helena Fino, E. Roca, "A Wideband Lumped-Element Model for Arbitrarily Shaped Integrated Inductors", *IEEE ECCTD conference proceedings, 2013*.
7. Y. Koutsoyannopoulos, Y. Papananos, C. Alemanni, and S. Bantas, "A generic CAD model for arbitrarily shaped and multi-layer integrated inductors on silicon substrates," in Solid-State Circuits Conference, 1997. ESSCIRC '97. Proceedings of the 23rd European, pp. 320–323, sept. 1997.
8. C. Yue and S. Wong, "Physical modeling of spiral inductors on silicon," *IEEE J. Transactions on Electron Devices*, vol. 47, pp. 560–568, Mar. 2000.
9. T. H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*. Cambridge University Press, 2004.
10. F. Passos, M. Helena Fino, E. Roca, "Analytical Characterization of Variable Width Integrated Spiral Inductors", *IEEE MIXDES conference proceedings, 2013*.
11. F. Passos, M. Helena Fino, E. Roca, "Lumped Element Model for Arbitrarily Shaped Integrated Inductors – A Statistical Analysis", *IEEE COMCAS conference proceedings, 2013*.
12. H. Greenhouse, "Design of planar rectangular microelectronic inductors," *IEEE J. Trans. PHP*, vol. 10, no.2, pp. 101-109, June 1974.
13. F. W. Grover, "Inductance calculations: Working formulas and tables," Courier Dover Publications, 1929.
14. C. Yue and S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," *Solid-State Circuits, IEEE Journal of*, vol. 33, no. 5, pp. 743–752, 1998.
15. J. Sieiro, J.M. Lopez-Villegas, J.A. Osorio, T. Carrasco, M.N. Vidal, and S. Ahyoune. Synthesis of compact planar inductors in LTCC technology. In Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2012 International Conference on, pages 45–48, 2012.