When the worst-case execution time estimation gains from the application semantics
Armelle Bonenfant, Fabienne Carrier, Hugues Cassé, Philippe Cuenot, Denis Claraz, Nicolas Halbwachs, Hanbing Li, Claire Maiza, Marianne de Michiel, Vincent Mussot, et al.

To cite this version:
Armelle Bonenfant, Fabienne Carrier, Hugues Cassé, Philippe Cuenot, Denis Claraz, et al.. When the worst-case execution time estimation gains from the application semantics. 8th European Congress on Embedded Real-Time Software and Systems, Jan 2016, Toulouse, France. hal-01235781

HAL Id: hal-01235781
https://inria.hal.science/hal-01235781
Submitted on 30 Nov 2015

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
When the worst-case execution time estimation gains from the application semantics

A. Bonenfant\textsuperscript{2}, F. Carrier\textsuperscript{1}, H. Cassé\textsuperscript{2}, P. Cuenot\textsuperscript{4}, D. Claraz\textsuperscript{4}, N. Halbwachs\textsuperscript{1}, H. Li\textsuperscript{3}, C. Maiza\textsuperscript{1}, M. De Michiel\textsuperscript{2}, V. Mussot\textsuperscript{2}, C. Parent-Vigouroux\textsuperscript{1}, I. Puaut\textsuperscript{3}, P. Raymond\textsuperscript{1}, E. Rohou\textsuperscript{5}, and P. Sotin\textsuperscript{2}

\textsuperscript{1}Univ. Grenoble Alpes, Verimag, France, first.last@imag.fr
\textsuperscript{2}Univ. Toulouse, IRIT, first.last@irit.fr
\textsuperscript{3}Université de Rennes 1/IRISA, first.last@irisa.fr
\textsuperscript{4}Continental, first.last@continental-corporation.com
\textsuperscript{5}Inria/IRISA, first.last@inria.fr

1 Introduction

Critical embedded systems are generally composed of repetitive tasks that must meet drastic timing constraints, such as termination deadlines. Providing an upper bound of the worst-case execution time (WCET) of such tasks at design time is necessary to guarantee the correctness of the system. Test based methods give realistic but unsafe results: they are never guaranteed to pinpoint the worst-case execution. On the contrary, static timing analysis methods compute safe WCET upper bounds, but at the cost of a potentially large overapproximation.

Over-approximation will lead to an over-calibration of the application resources, and even lead to the defeat of scheduling the tasks.

In static WCET analysis, a main source of over-approximation comes from the complexity of the modern hardware platforms: their timing behavior tends to become more unpredictable because of features like caches, pipeline, test prediction etc. Another source of over-approximation comes from the software itself: WCET analysis may consider as potential worst-cases executions that are actually infeasible, because of the semantics of the program and/or because they correspond to unrealistic inputs. For instance, in the automotive application (Engine Management System : EMS) of Continental Corporation the modules of the application are mostly implementing generic algorithms that used calibration data for possible adaptation. Moreover a theoretical worst case scenario could correspond to an unrealistic system state like high engine speed with low injection set point.

In the classical WCET estimation framework, the data-flow analysis is in charge of discovering infeasible execution paths. It must at least provide constant bounds for all the loops in the program, otherwise the WCET is not even guaranteed to be finite. Apart from loop-bounds, control-flow analysis usually identify simple semantics properties such as tests exclusions, that may prune infeasible execution paths when computing the WCET. These solutions remain largely ad-hoc, and there is no clear answer to the important questions raised by infeasible executions: What is the nature of such pruning properties? How to find them? (e.g., on the binary or the source code?) How to integrate them in a WCET estimation?

The goal of the W-SEPT project\textsuperscript{1} is to define and prototype a complete semantic-aware WCET estimation workflow. It gathers researchers in the domain of timing and program analysis, together with an industrial partner from the real-time domain. The project mainly focuses on the semantic aspects, and thus, the pruning of infeasible paths. As far as possible, the idea is to extend and adapt the classical WCET estimation workflow, in particular, all that concerns the hardware analysis is inherited from previous work, namely the tool OTAWA\textsuperscript{2}.

Figure 1 depicts the proposed workflow. It retains the general organization of classical existing tools [16]. The bottom block is the WCET computation tool itself, organized in three steps: Control-Flow graph (CFG) construction, micro-architecture analysis, and worst-path search on the CFG. Gen-

\textsuperscript{*}This work was funded by the Agence Nationale de la Recherche, project W-SEPT ANR-12-INSE-0001
\textsuperscript{1}wsept.inria.fr
\textsuperscript{2}www.otawa.fr
Application Domain

Critical Real time (transportation, energy)

Hard real time hardware constrained (automotive)

Program analysis

High Level Design
(Scade, Simulink etc.)

Annotation Languages
and traceability
(compiler optim. aware)

User provided properties

Annotation aware Path Search
(IPET or other)

Figure 1: Work-flow and general organization of a semantic aware WCET estimation tool

erally, this last step uses the classical Implicit Path Enumeration Technique (IPET)[9]. This tool is fed by the binary code of the program, and a set of semantic informations classically named annotation file, and containing at least the loop bounds.

The (binary) annotations come from the data-flow analysis (we use here the more general term of program analysis). This analysis is generally performed at the source level (C language most of the time) rather than the binary level. Indeed, analyzing C code is technically much simpler than analyzing binary code, but more importantly, the analysis often requires extra information that only the human user can provide (e.g., inputs ranges, exclusion, implications). The user can probably express these properties in terms of the C variables, but it would be much harder or even impossible to do it in terms of the (compiled) binary code. This two-layers description raises the well known problem of traceability of annotations when transferring information between layers.

So far, the principles depicted in Figure 1 are rather classical. The project proposes first to take into account a third layer in the design flow: the use of high-level design languages tends to become common in the domains of (critical) real-time applications. Classical examples of high level design tools are Scade suite\(^3\), used in avionics, energy or transportation, and Simulink/Stateflow\(^4\) widely used in control engineering systems. These high-level design tools provide automatic code generation to C, which is no longer the source code, but only an intermediate code. A consequence is that user annotations and program analysis can be expressed and performed at the design level. Once defined this third layer, the project proposes to focus on three main issues depicted by enclosing boxes in the Figure 1:

- Program analysis, that can be performed at design, C or binary level, and may take into account information provided by the user.
- Annotations and traceability between the language levels, strongly involve the compilers: as far as possible, the compilation process should be annotation-aware, in the sense that the program transformations performed by the compiler should be reflected as annotation transformations.
- (Worst) Path Search, must be adapted to take into account the (richer) kind of annotations produced by the workflow.

In this summary, we briefly introduce each step

\(^3\)www.estrel-technologies.com/products/scade-suite

\(^4\)mathworks.com/products/simulink/
of our workflow.

In section 2, we present how, at any stage, we can take into account annotations (from expert or automatically extracted) in order to produce a set of new ones. Then we automatically translate them when changing level, for instance loop unrolling, while keeping their validity regarding the code transformation/compilation.

In section 3, we describe how we adapted an WCET estimation tool in order to simplify, guide and even iterate the expert annotation process and exploit new kind of annotations.

One of the industrial goal is to prevent as early as possible in the development process the timing issues. In section 4 we detail the development cycle of an automotive application, and how some of the proposed solutions were experimented on a case study.

2 Find and trace useful information

In this section, we explain what kind of semantic properties may help to enhance the WCET estimation: where do they come from, which step of the application development do they refer to (binary, code, design), how are they transferred from one level to the next one. We consider two sources: annotations/feedback from expert and automatically extracted properties.

In order to express most of the properties, we use (and extend) FFX, an annotation language [20]. It is an open, portable and expandable annotation format. It allows combining flow fact information from different high-level tools. It is used as an intermediate format for WCET analysis.

2.1 Hypothesis and/or information from Expert

Some properties are known by the expert when considering the context of execution of the program: parameter domains, values for specific executions, parameters dependency... In classical tools [5, 6] the expert input permits to reduce loop bounds. We use these precisions, called scenarios, in order to eliminate infeasible paths, in the execution context described by the expert.

Scenarios are used to give precisions on use cases: manual/automatic modes, context conditions like temperature, speed, height... Precisions that only an expert can provide because related to the context of execution of the program/application.

For these particular cases, when the expert wants to obtain a WCET estimation, it is possible to reduce the overestimation by taking into account constraints and conditions of execution. In most cases, information on these constraints allow to eliminate infeasible paths or bound more accurately the number of execution of certain part of the program. Indeed, when expert provides domain of certain parameters, our tools integrate these inputs and tighten our analysis.

The language FFX has been extended to express properties given by the expert. Limitations are due to the difficulties to make the expert write constraints in FFX. In order to resolve this issue, the expert expresses constraints in C and more recently the plug-in delta, describe in Sec 3.2, provides an interface. In a further work, we will define a format allowing the expert to address constraints directly in the code via comments.

2.2 Propagation and/or extraction of properties

2.2.1 Low-level

Looking for infeasible paths at binary level allows to benefit from the exact matching of the program with the hardware and to inject found properties immediately in the WCET computation. The price is an increase of analysis time caused by the program size and the loss of expressivity implied by machine instructions. Consequently, existing analyses either look for very simple infeasible paths [5, 15], or design a new WCET computation method [15]. Our approach tries to get rid of these limitations by using SMT solvers (Satisfiability Modulo Theories) to generate infeasible path properties.

2.2.2 Code level

The discovery of bounds and relations on numerical variables is a classical goal in program analysis [3, 4], the results of which can obviously be used to restrict the set of feasible paths considered in WCET evaluation. This can be helped by adding some counters to the code of the program: of course, adding a loop counter may result in finding a bound to this counter, and thus to the iteration number. Moreover, adding block counters, and finding relations between these counters can reveal subtle restrictions in the possible executions of the program. We illustrate this approach on a small example.
Consider the following program fragment where \( x \) is not modified in block B1:

\[
x = 0;
\text{while } \text{c1} \\
\quad \{ \\
\quad \quad \text{if}(x < 10) \{ \text{B1: . . .} \} \\
\quad \quad \text{if}(\text{c2}) \{ \text{B2: x++; . . .} \} \\
\quad \}
\]

Let’s add counters at important program points, e.g., counting the number of iterations in the loop (\( \alpha \)) and the numbers of executions of blocks B1 (\( \beta \)) and B2 (\( \gamma \)):

\[
x = 0; \quad \alpha = \beta = \gamma = 0; \\
\text{while } \text{c1} \\
\quad \{ \quad \alpha++; \\
\quad \text{if}(x < 10) \{ \text{B1: } \beta++; . . . \} \\
\quad \text{if}(\text{c2}) \{ \text{B2: } \gamma++; x++; . . . \} \\
\quad \}
\]

An analysis of this instrumented program using an analyser of linear relations (here, we used the tool PAGAI [7]), automatically discovers that the following relations are always satisfied at the end of the program:

\[
\gamma = x, \quad \beta + \gamma \leq \alpha + 10, \quad \gamma \leq \alpha, \quad \beta \leq \alpha
\]

The inequality \( \beta + \gamma \leq \alpha + 10 \) is especially interesting, since it means that there are at most 10 iterations of the loop which execute both blocks B1 and B2.

### Experiments

This approach has been implemented in a prototype tool [1], and applied in combination with OTAWA to several examples. Table 1 compares the results to those returned by OTAWA alone, for a set of small or medium-size programs. For each program it gives the number of lines of code, the number of introduced counters, the number of useful properties found by Pagai, the WCET evaluated by OTAWA alone, the WCET evaluated by OTAWA taking into account the properties, and the percentage of improvement.

<table>
<thead>
<tr>
<th>Program</th>
<th>LOC</th>
<th>#Cnt</th>
<th>#Inv</th>
<th>WCET init</th>
<th>WCET fin.</th>
<th>Improv.</th>
</tr>
</thead>
<tbody>
<tr>
<td>selector</td>
<td>134</td>
<td>14</td>
<td>14</td>
<td>1112</td>
<td>528</td>
<td>52.6%</td>
</tr>
<tr>
<td>roll-control</td>
<td>234</td>
<td>25</td>
<td>19</td>
<td>501</td>
<td>501</td>
<td>0%</td>
</tr>
<tr>
<td>cruise-control</td>
<td>234</td>
<td>35</td>
<td>31</td>
<td>881</td>
<td>852</td>
<td>3.3%</td>
</tr>
<tr>
<td>even</td>
<td>82</td>
<td>9</td>
<td>8</td>
<td>2807</td>
<td>2210</td>
<td>23.3%</td>
</tr>
<tr>
<td>rate-limiter</td>
<td>35</td>
<td>2</td>
<td>2</td>
<td>43</td>
<td>29</td>
<td>32.6%</td>
</tr>
<tr>
<td>break</td>
<td>114</td>
<td>4</td>
<td>5</td>
<td>820</td>
<td>820</td>
<td>0%</td>
</tr>
</tbody>
</table>

Table 1: Improvement of OTAWA results with counter-based analysis at code level

2.2.3 High-level

Critical embedded systems are often designed using an high level modeling language, such as Scade or Simulink. The system is then automatically compiled into classical imperative code (C in general), and then into binary code (cf. Fig 1).

Figure 2 shows a typical high-level data-flow design. For the sake of simplicity, it is represented as a diagram, while the actual program is actually written in Lustre [6], the academic textual language which is the ancestor of the industrial Scade language. This application consists of two sub modules, A and B, each of them consisting in two parts: a control part and a data processing part. The data processing part has different computation modes (e.g. A0, A1 and A2), controlled by a clock (e.g. idle, low and high). An important property of such a design is that these modes are exclusive: at each reaction exactly one of the modes is activated. This information, obvious at the design level, may or may not be obvious at the C or binary level: depending on the compilation process, the (high level) mode exclusion may result or not into structurally exclusive pieces of code. In a more subtle way, we also know, for this particular program, that it exists a logical exclusion between the modes of the two sub-modules: if A is not idle (A1 or A2), then B is necessarily in degraded mode (B1). This property is neither structural nor obvious: it is an invariant of the infinite cyclic behavior of the application, and, as a consequence, it is almost impossible to
discover it at the low-level.

Based on these remarks, we have developed a prototype for discovering such properties, propagate them through the compilation process, and exploit them to enhance the WCET estimation. This prototype uses:

- an existing model-checker (Lesar [13]) to check the validity of properties at the Lustre level,
- a traceability module that can relate high level control variables (idle, degr etc.) to control points in the C code, and then control points in the binary; this traceability is partial (but safe): depending on compiler optimizations, some relations between high and low level maybe lost. However we had good results on this particular program, even with the higher level of optimization (option -O2 of the gcc compiler)
- the OTAWA tool-chain for he binary analysis and the construction of IPET (Implicit Path Enumeration Technique) problems, together with lp-solve to solve the IPET problems.

We have tried two strategies for enhancing the WCET.

**Iterative algorithm:**

- OTAWA is called for building an initial IPET problem, and lp-solve is called to find a first WCET control path candidate;
- according to the traceability information, the validity of this path is translated (if possible) into a logical condition on the high level variables (e.g. ¬idle ∧ low ∧ nom);
- Lesar is called to check this condition; if the condition is unsatisfiable, the WCET path candidate is proven unfeasible, the corresponding constraint is added to the IPET problem, and lp-solve is called again to find a new candidate, and so on. If the condition is satisfiable, the process stops with the current WCET.

**Pairwise algorithm:**

- The high level code is analyzed to find a set of interesting control variables, according to a simple heuristic: any Boolean variable that control computation modes (often called the logical clocks) are likely to control big pieces of binary code, and thus, have a big influence on the computation time. In the example, the five control variables are selected.
- We “blindly” search for all possible pairwise relations (either exclusions or implications) between these variables. For \( n \) variables, there are \( 4(n \ast (n - 1)/2) = 2n(n - 1) \) such (potential) relations (40 in the example). For each relations proven by Lesar, we generate the corresponding constraints at the binary level thanks to the traceability information; in the example,

<table>
<thead>
<tr>
<th>optim.</th>
<th>reference wcet</th>
<th>reference cost</th>
<th>iterative wcet</th>
<th>iterative cost</th>
<th>pairwise wcet</th>
<th>pairwise cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>-O0</td>
<td>2372</td>
<td>67s</td>
<td>2371</td>
<td>163s</td>
<td>2372</td>
<td>67s</td>
</tr>
<tr>
<td>-O2</td>
<td>2358</td>
<td>1s</td>
<td>357</td>
<td>5s</td>
<td>357</td>
<td>2s</td>
</tr>
</tbody>
</table>

Table 2: Exploiting high level properties: WCET improvement and computation cost (cpu second on a i7 workstation).

5 over 40 relations are proven.

- OTAWA is called once with these constraints, and generate directly an enhanced WCET estimation.

The whole experiment is presented in details in [14]; quantitative results are summarized and commented in Table 2 where two optimization levels and two strategies are experimented; enhancement is important for both level (-50% and -40%), and similar for both strategies. Iterative algorithm may be relatively costly, pairwise strategy has a constant overhead.

### 2.3 Traceability

Knowledge of semantic properties helps tighten WCET estimates. Such information is usually known at the design or source code level, whereas WCET estimation must be computed at the binary code level.

From design level to source code, we transfer the properties by tracing them in the code generator (by inserting additional comments in the C code).

From C to binary, hundreds of compiler optimizations may have a strong impact on the structure of the code, making it impossible to match source-level and binary-level control flow graphs. This ends up in a loss of useful information. For this reason, the current practice is to turn off compiler optimizations, resulting in low average-case and worst-case performance. To safely benefit from optimizations, we propose a framework to trace and maintain flow information up-to-date from source code to machine code [8].

The transformation framework, for each compiler optimization, defines a set of formulas, that rewrite available semantic properties into new properties depending on the semantics of the concerned optimization. Supported semantic properties are loop bounds and linear inequations constraining the execution counts of basic blocks. Consider, for example, loop unrolling, that replicates a loop body \( k \) times to reduce loop branching overhead and increase instruction level parallelism. The associated rewriting rule divides the initial loop bound by \( k \), and introduces constraints on the execution counts.
of the basic blocks within the loop (see [8] for details).

We implemented this traceability in the LLVM compiler infrastructure. Each LLVM optimization was modified to implement the rewriting rules corresponding to the optimization. Semantic information is initially read from a file in the FFX format [18] and then represented internally in the LLVM compiler and transformed jointly with the code transformations. Optimizations that do not modify the control flow graph can safely preserve the semantic information. Others must update the information to reflect the new graph. Note that, if a transformation happens to be too complex to trace the information, it can be disabled. This is a much better situation than the current practice which is disabling all optimizations.

Figure 3 reports the reduction of WCET estimates for codes from the Mälardalen benchmark suite \(^7\), resulting from optimizations of level \(-O1\). In this experiment, only loop bounds are traced.

The experiments first show that it is technically feasible to transform all semantic information from C code to binary without loss of information. This is shown by the fact that we can compute the WCET of all benchmarks (a single missing loop bound would make the computation impossible). Secondly, we observe that option \(-O1\) yields an important reduction of estimated WCETs: 60\% in average, and up to 86\% (optimized WCET is 14\% of unoptimized) for benchmark ludcmp, which contains deeply-nested loops.

\(^7\)www.mrtc.mdh.se/projects/wcet

### 2.4 Heuristic for targetting the “interesting” properties

In order to lower the real WCET, some approaches compute the criticality of piece of codes [2] or generate a static profile using probabilities for decisions at branching points [17]. The delta tool [19] aims at identifying the conditional statements that are unbalanced in terms of execution time weight (obtain so far by a naive account of instructions). This highlights, to the expert or the program analyzers, the parts of code where a semantic analysis or expert annotation should focus to gain more accuracy on the WCET estimation.

The following experiment is detailed in [19].

In the context of the case study, the expert initially provided a scenario of 30 parameter initializations (over 85 identified parameters). 54 \(\Delta\)-conditions have been identified. 20 of the 30 parameters initialized in the provided scenario appear in the list of the \(\Delta\)-conditions, 18 of them exhibiting the highest 10 \(\Delta\)-values (difference of weight between the two branches) the list. 19 of the 54 \(\Delta\)-conditions have low \(\Delta\)-values (218 and less than 11) and no correspondence to the parameters in the scenario. As we rely on the parameter names to appear as operands in the \(\Delta\)-conditions, a parameter may be linked to several \(\Delta\)-conditions and vice versa.

Table 3 shows the result of WCET analysis of the module: column 1 lists the provided scenario, column 2 lists the number of specified parameters in the scenario and column 3 to 6 list the WCET estimate and improvement compared to the global WCET for an ARM7 lpc2138 platform, without and with a 1KB direct mapped data cache.

WCET analysis of the module without scenario, (1) global, reports 2553 as WCET estimate. WCET analysis of the expert-provided scenario, specifying 30 parameters, (2) full scenario, yields an improvement of 5\%. Rows, (3)-(6), list the estimate and gain when specifying only those parameters involved in the \(i\) highest valued \(\Delta\)-conditions.

To validate that specifications for parameters not contained in the list of \(\Delta\)-conditions have little impact on the estimate, we supply the 10 parameter initializations that do not appear in any \(\Delta\)-conditions, row (7).

Summarizing, branching statement analysis identified 20 of 80 parameters as important due to their high \(\Delta\)-values in the list and they coincide with specified values in the expert-provided scenario. 10 parameters specified in the expert-provided scenario do not appear in the \(\Delta\)-condition list and have almost no impact on the WCET estimate, while specifying only parameters identified in the
10 highest $\Delta$-conditions still improves the estimate. The experiment shows that our branching statement analysis can help system-experts focus on the relevant parameters from the vast number of possible parameters.

<table>
<thead>
<tr>
<th>scenario</th>
<th># param.</th>
<th>no cache</th>
<th>gain</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1) global, no scenario</td>
<td>0</td>
<td>2553</td>
<td>gain</td>
</tr>
<tr>
<td>(2) full scenario</td>
<td>30</td>
<td>2426</td>
<td>5%</td>
</tr>
<tr>
<td>(3) 3 highest $\Delta$</td>
<td>3</td>
<td>2553</td>
<td>0%</td>
</tr>
<tr>
<td>(4) 8 highest $\Delta$</td>
<td>10</td>
<td>2479</td>
<td>3%</td>
</tr>
<tr>
<td>(5) 9 highest $\Delta$</td>
<td>14</td>
<td>2463</td>
<td>3.5%</td>
</tr>
<tr>
<td>(6) 10 highest $\Delta$</td>
<td>18</td>
<td>2448</td>
<td>4%</td>
</tr>
<tr>
<td>(7) none of $\Delta$</td>
<td>10</td>
<td>2551</td>
<td>0.08%</td>
</tr>
</tbody>
</table>

Table 3: WCET computation depending on parameters provided in scenarios

3 Integration in WCET estimation tool

In this section we explain how the information extracted in previous section may be exploited to enhance the WCET estimation. We show how they are taken into account into the WCET tool and how the expert or user may interact and get feedback from the WCET.

Scenarios and properties are given in FFX. The tool OTAWA is used to integrate all annotated property in the WCET estimation.

3.1 Exploitation through automata

In previous works, infeasible paths properties are encoded into integer linear programming constraints and taken into account at the last WCET estimation step [5]. In the project, we propose a general, versatile and non-intrusive process for integration of the paths properties [11, 12]. This process assumes that the WCET tool internally handles CFGs and integer linear constraints, which is the case of every IPET-based WCET analysers. The internal representation of the program is extracted, improved according to the annotations and set back in the tool. The transformation relies on a novel automata formalism that can represent both the program CFG and the annotations. The transformation itself is an automata product; its result is an automaton that allows only paths both existing in the original CFG and being valid with respect to the annotations. The analysis performed on the enriched CFG delivered a WCET improvement up to 10% on the benchmarks of the WCET Tool Challenge.

The formalism, called Path Property Automata (PPA) offers the following features:
1. State based acceptance. Like in finite state automata, one can forbid some transitions according to the history of the execution.
2. Counter based acceptance. Before being accepted, a path must satisfy numerical constraints on the transitions it took.
3. Context of validity. The restrictions expressed using Features 1 and 2 can be subject to a context of validity. The notion of context is expressed in the formalism by hierarchical states.

Figure 4 contains two PPA. On the left, the PPA isomorphic to the program CFG. On the right, the PPA reflects the annotation “in each iteration of the loop starting with E and ending with X, at most one of A or B can be taken”.

3.2 Iterative process from WCET tool to the user

Based on the delta tool, we have developed a graphical tool.

Figure 3.2 shows the iterative process: given a C program and a scenario, the delta tool provides annotations (in FFX format) and a list of $\delta$-conditions. The Eclipse Delta Plugin, allows to easily visualize these $\delta$-conditions and the parameters involved. The expert can re-define a scenario by visualizing the relevant parameters, obtain the consequent new unbalanced conditionals caused by the scenario, and iterate this process by refining properties on parameters in order to gain accuracy on the WCET estimate.

Figure 3.2 is an overview of the Eclipse Delta Plugin. In the center, the code is loaded. Lines corresponding to the selected $\delta$-condition are highlighted. A list of related parameters is provided, allowing to refine the initial value. The adapted scenario is then automatically created as a FFX file. Either it is reloaded in order to identify other relevant branchings, either it is given to Otawa in order to compute the WCET estimate.

This plugin can also be used as an assistant to
create scenario.

4 An industrial case study

This section presents the application of some of the proposed techniques to a case study given by the industrial partner of the project, Continental. Only a part of the experiments are presented, because on one hand, the case study does not match some of the techniques — for instance, it is given in C, so the techniques devoted to higher-level code (§2.2.3) don’t apply — and on the other hand, some further experiments are still to come.

The industrial case study for the experimentation of the new WCET method is an automotive application extracted for Continental industrial portfolio.

The Engine Management System (EMS) application is a complex real time application. The software application is an assembly of multiple sources:

- C Code generated from Simulink model using model based approach. A one to one relationship is established between Simulink subsystem and C source file.
- Manual C code for other functions.
- Third party software from customer. It can be a Simulink model, a source code or an object file.
- AUTOSAR execution platform (BSW) with either code developed internally or library code bought as third party software form the market.

The software is executed on dedicated microcontroller for embedded automotive (even Engine Systems) market. It requires the use of "specific" target compiler (unlike usual GGC or LLVM compiler), using an internal standardized configuration options (optimization scheme, inlining, cache control, memory allocation strategy ...).

The software module complexity and consequence on timing bound effects are managed by:

- applying encapsulation, modularity and portable design principle with focus on module reuse,
- defining generic module algorithm and use calibration data for possible adaptation. A calibration is a constant ROM which is configurable during development, and frozen for software production,
- applying MISRA-C coding rule that prevents use of dangerous coding (limitation of the use of pointer, implementing loop with bound, ),
- abstracting hardware dependencies by a Hardware Abstraction Layer (hardware platform and compiler independence).

Moreover, the today software is designed and implemented to support multi-core architecture, but first we decided to ignore this constraint in the study.

The definition and sizing of the software architecture is driven by resource consumption limitation and safety related constraints. The co-engineering with customer requires defining common methodologies to be able to manage the resource such as: component split, memory control, timing control, OS and AUTOSAR services integration...

The timing resource is the one of most critical one. It needs to be estimated to organize a sound
scaling of processor resource and for the task timing allocation. So, a generic schema for task scheduling is defined by an architecture team and feed by the project with all software module runnable units (executable part of a software module). This is the integration work. Such configuration shall be evaluated for the prediction of scheduling of the application and then verified by measurement on real HW target. Today schedulability design and evaluation are based on measurement data, stored in a database. At integration time, it is necessary to evaluate the runtime of runnable units integrated in the Tasks, in order to properly configure the Task / the integration. Usually, this evaluation is based on the measurements done at the end of the previous V-cycle. As real measurements on bench can only be done sporadically (e.g. once/month) compared to the continuous integration work (e.g. several steps / day), the measurement data from the database becomes rapidly obsolete, and needs to be replaced by estimation. In addition, software configurations and timing measurement conditions are very difficult to standardized and therefore to compare and reuse. The actual orientation for use of heuristics for prediction is then limited in term of granularity.

In addition, the strong reuse strategy is based on reusable software components out of the hardware development context. So, the timing performance of these components needs to be provided (and reused) with an abstract timing estimation (hardware dependence limited). Moreover, the WCET is important to determine, but not always represents a realistic execution due to software interactions complexity.

Continental in this project aims to find a solution for the early estimation of the time execution of software and to allow computing realistic WCET values. The sensitivity to the hardware core architecture must be established to validate the results of the estimation. Of course, this approach requires to be supported by a reliable methodology, capable to support customer/client engineering exchange.

A set of software components representative of the EMS were selected to evaluate the technologies represented in the workflow (Fig 1). The expert uses the annotation concept (section 2.1) to capture behavioral scenarios of the application. These scenarios match the operational conditions of execution of the software, which means real engine conditions. As an example, a theoretical worst case scenario could correspond to an unrealistic system state like high engine speed with low injection set point.

The expert is using heuristics (section 2.4) to describe the scenarios. Out of the general conditions, he concentrates his effort on main effect of large branches. In particular, it is not necessary to spend engineering work on determining an active branch, if the two alternatives have an equivalent weight. The runtime estimation is refined using the propagation of the previously defined properties, in addition to the resolution of the own SW code semantics with the help of eventual annotations. The property propagation at C level is mostly used for this estimation.

The property propagation at low level (HW, bin, asm) has been used as verification of the estimated runtime for one specific core architecture. The high level properties propagated from Lustre language (SCADE environment not used for EMS application) is seen as requirement for the Simulink C code generation chain. The tool environment (section 3.2) is used on the selected software module to estimate the timing execution of the runnable units of the software component.

For the selected component, the estimation of the software component timing execution is performed using the tool prototype environment (section 3.2). Finally, the traceability concept (section 2.3) couldn’t be applied in our application due to specific target compiler used. It could lead to identification of new requirement for future embedded compiler.

5 Conclusion
In this paper, we introduce the workflow implemented in the W-SEPT project to better integrate the application semantics. We show that semantic properties may be found at each language level (design, source and binary), they have to be traced through the compilation steps to be taken into account in the WCET estimation. The current implementation already showed interesting results for benchmarks and real applications, and good feedback from our industrial partner.

References


