

Hardware implementations of fixed-point Atan2

Florent de Dinechin, Matei Istoan

▶ To cite this version:

Florent de Dinechin, Matei Istoan. Hardware implementations of fixed-point Atan2. 22nd IEEE Symposium on Computer Arithmetic, Jun 2015, Lyon, France. hal-01091138

HAL Id: hal-01091138 https://inria.hal.science/hal-01091138

Submitted on 4 Dec 2014

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

Hardware implementations of fixed-point Atan2

Florent de Dinechin, Matei Istoan Université de Lyon, INRIA, INSA-Lyon, CITI-INRIA, F-69621, Villeurbanne, France

Abstract—The atan2 function computes the polar angle arctan(x/y) of a point given by its cartesian coordinates. It is widely used in digital signal processing to recover the phase of a signal. This article studies for this context the implementation of atan2 with fixed-point inputs and outputs. It compares the prevalent CORDIC shift-and-add algorithm to two multiplier-based techniques. The first one reduces the bivariate atan2 function to two functions of one variable: the reciprocal, and the arctangent. These two functions may be tabulated, or evaluated using bipartite or polynomial approximation methods. The second technique directly uses piecewise bivariate polynomial approximations, in degree 1 and degree 2. It requires larger tables but has the shortest latency. Each of these approaches requires a relevant argument reduction, which is also discussed. All the algorithms are described with the same accuracy target (faithful rounding) and implemented with similar care in an open-source library. Based on synthesis results on FPGAs, their relevance domains are discussed.

I. INTRODUCTION

A. Definitions and notations

In all this article we implement the function $\operatorname{atan2}(y, x) = \operatorname{arctan}(y/x)$ with fixed-point input and outputs. This function (part of the standard mathematical library) returns an angle in $[-\pi, \pi]$. Compared to a plain composition of division and the arctan function (that returns an angle in $[-\pi/2, \pi/2]$), $\operatorname{atan2}(x, y)$ keeps track of the respective signs of x and y. It is used to compute the phase of a complex number x + iy.

We will denote w the input and output width, in bits. As $\arctan(\frac{ky}{kx}) = \arctan(\frac{y}{x})$, the range of the inputs is not really relevant, as long as both x and y are in the same format. We choose to have both inputs as fixed-point numbers in the range [-1, 1), represented classically in two's complement.

There are two sensible choices for the output.

- It may be expressed in radian, from $-\pi$ to π ;
- It may be expressed in [-1,1), in which case the function being computed is $\frac{1}{\pi} \operatorname{atan2}(y, x)$. Throughout this article, we will refer to this option as "binary angles"

There are several reasons for preferring binary angles. The first is that it fully uses the representation space. An output on $[-\pi, \pi]$ will be coded on a fixed-point format




Fig. 1. Fixed-point $\arctan(y/x)$

that may represent the interval [-4, 4). Therefore, all the codes between π and 4 will never be used.

The second is that it slightly simplifies implementation: the modulo- 2π periodicity of radian angles becomes a modulo-2 periodicity that comes for free in two's complement binary arithmetic. For instance, the fact that the two's complement output range [-1,1) is slightly asymmetrical is not a problem, as modulo-2 arithmetic will map angle $1 \times \pi$ to angle $-1 \times \pi$ as it should. We will see that it also saves some computations in the range reduction, and allows it to be exact, where radian angles require computations with the constant $\pi/2$ which cannot be represented exactly in binary.

The third reason for preferring binary angles is that it generally simplifies the application context as well. For instance, in QPSK decoding, the atan2 of incoming samples are averaged to estimate a phase shift. Computing this average is simpler with binary angles than with radian angles, again because it is a modulo operation.

Therefore, we implement in this article the function

$$f(x,y) = \frac{1}{\pi} \operatorname{atan2}(y,x)$$

However, all the algorithms in this paper may be straightforwardly adapted to radian angles with only minor overhead.

B. Overview of hardware implementation methods

This paper compares several hardware implementation techniques for fixed-point atan2, some classical, some new. To ensure a meaningful comparison, each technique is implemented with the same care and with the same accuracy objective: f(x, y) is computed with last-bit accuracy, *i.e.* the error (the difference between

This work is partly supported by the MetaLibm project (ANR-13-INSE-0007) of the French *Agence Nationale de la Recherche.*

the returned result and the infinitely accurate one) is less than the weight of the LSB of the result. In other words, all the architectures presented are as accurate as their output format allows. They are also almost bit-forbit compatible with each other (differing by at most one bit in the last place) which enables a fair comparison of methods.

All these techniques begin with a range reduction (detailed in Section II) to the first octant defined by $\{0 \le x \le 1; 0 \le y \le 1; y \le x\}$ (see Figure 2).

The most classical technique for fixed-point hardware implementation of $\operatorname{atan2}$ is CORDIC. It performs a series of micro-rotations of the point (x, y) to send it on the x axis. The angle of each micro-rotation is chosen so that it can be implemented by shift and add. CORDIC is studied in Section III, which contributes a fine error and range analysis that guarantees last-bit accuracy at the smallest possible datapath width.

An option would be to simply tabulate all the values of atan2 in a table addressed by a concatenation of x and y. However, this table would have 2^{2w} entries of w bits each, which is impractical even for small values of w. Besides, classical table-compression techniques (bipartite, etc) do not apply here, since they address functions of one variable, whereas f(x, y) is a function of two variables.

The next technique, studied in Section IV, is to decompose the computation in two steps: first compute the division z = y/x, then compute $\arctan(z)$. It is possible to compute the division y/x by first computing the reciprocal of x, then multiplying y it by, as illustrated in Figure 5. Thus, the computation of $\tan 2$, a function of two variables, is reduced to the computation of two functions of one variable. There is a wide body of techniques that can be used to compute functions of one variable. However, we now have the problem that z may become very large when x comes near to zero. This would require either a floating-point format, or a very large fixed-point format for z. This can be avoided by a scaling-based range reduction that will be detailed in Section II.

The last and most original technique, studied in Section V, is the use of a piecewise approximation by bivariate polynomials. We have limited experiments to polynomials of first and second degree because the number of multipliers in bivariate polynomials explodes with the degree. Thus, $\operatorname{atan2}(y, x)$ will be approximated by $P_1(y, x) = ax + by + c$, respectively $P_2 = ax + by + c + dx^2 + ey^2 + fxy$. The corresponding architectures are depicted by Figures 7 and 8.

It is interesting to compare rough estimations of the asymptotic complexity of each approach with respect to the precision. It is well known that CORDIC area and delay are quadratic in the precision. The other methods are table-based and will therefore be exponential in area. However their delay should be sub-quadratic, with the bivariate approach having shorter latency, but larger tables. The main objective of this article is therefore to study the relevance domain of each method in Section VI.

This work essentially focuses on FPGAs. An unexpected result is that, even on modern FPGAs enhanced with DSP blocks and memories, CORDIC is a clear winner. This will be analyzed in SectionVI. However, this work also contributes an open-source VHDL generator that covers all the presented methods, so that comparisons can be performed in other contexts.

C. Notations for fixed-point formats

In all the article, we will describe a signed fixedpoint format by sfix(m, l) and an unsigned fixed-point format by ufix(m, l). The two integers m and l denote respectively the weights of the most and least significant bits (MSB and LSB) of the format. For instance our inputs and outputs in [-1, 1) on w bits will be on the format sfix(0, -w + 1): the sign bit has weight 2^0 and the LSB has weight 2^{-w+1} .

II. RANGE REDUCTIONS

A. Using parity and symmetries

As \arctan is an odd function, inputs may be straightforwardly reduced to the positive quadrant. Besides, there is a symmetry between x and y:

$$\arctan(y/x) = \pi/2 - \arctan(x/y).$$

If y > x, we may therefore swap x and y, so the computation is reduced to the first octant, i.e.

$$x \ge 0, y \ge 0, y < x$$
.

Out of the first quadrant, one must use similar range reduction formulae, one example being given by Figure 2.

In these formulae, a non-radian output has a positive benefit. Indeed, the final addition of $\pi/2$ becomes an addition of 1/2 to a number in [-1,1). This is an exact operation that involves only a one-bit carry propagation. Conversely, adding $\pi/2$ requires a full-width carry propagation, while entailing a systematic error due to the rounding of the irrational $\pi/2$.

The absolute values |x| and |y| require negating negative input values. This may be implemented by a full-size subtraction if we want them to be exact, or by bitwise complement (which is smaller and has lower latency) at the cost of an error on the last bit. The two options will be relevant, depending on the subsequent algorithm.

B. Scaling range reduction

Due to the division by x, the value of z = y/x can become very large. On the plot of atan2 over a quadrant (Figure 3, left), this translates to much larger slopes when y is small.




Fig. 2. One case of symmetry-based range reduction. The 7 other cases are similar.




Fig. 3. 3D plot of atan2 over the first octant.

For an approach that explicits the computation of z, or for a bivariate polynomials approximation, it is therefore interesting to avoid this region. This can be easily performed by the architecture depicted on Figure 4 [1]. This architecture first counts how many leading zeroes are common to both x and y. This leading zero count is called s. Then, thanks to the trivial identity

$$\arctan\left(\frac{2^s y}{2^s x}\right) = \arctan\left(\frac{y}{x}\right)$$

both *x* and *y* may be scaled up by a shift left of *s* bits, resulting in $x \ge \frac{1}{2}$.




Fig. 4. Scaling range reduction

III. CORDIC

CORDIC computation of the arctangent is classically [2], [3] described as

$$\begin{cases} x_1 = x \\ y_1 = y \\ \alpha_0 = 0 \end{cases} \text{ and } \begin{cases} x_{i+1} = x_i - 2^{-i} s_i y_i \\ y_{i+1} = y_i + 2^{-i} s_i x_i \\ \alpha_{i+1} = \alpha_i - s_i \arctan 2^{-i} \end{cases}$$

where $s_i = -\text{sgn}(y_i)$ (vectoring mode). This iteration converges as follows:

$$\begin{array}{rccc} & x_i & \longrightarrow & K\sqrt{x^2 + y^2} \\ & & \text{with } K = \prod_{i=1}^{\infty} \sqrt{1 + 2^{-2i}} \approx 1.1644... \\ & y_i & \longrightarrow & 0 \\ & \alpha_i & \longrightarrow & \arctan \frac{x_r}{y_r} \end{array}$$

It may produce a binary angle if the constants $\arctan 2^{-i}$ are expressed in this format. Note that thanks to the initial argument reduction to the $[0, \pi/4]$ octant, we may start from iteration 1 instead of iteration 0, which leads to a smaller value of *K* than found in most textbooks .

In FPGA technology, addition carry propagation is very fast compared to generic logic. Therefore we choose to ignore CORDIC variants (reviewed in [3], [4] and [5]) that accelerate the iteration by using carry-save or other forms of redundant arithmetic. This choice will be validated by the results in Section VI.

Also, we are interested in an unrolled implementation that, once pipelined, will produce one result each cycle.

A. Error analysis and datapath sizing

If the iteration is computed with infinite accuracy, the error on α_i after *i* iterations is smaller than 2^{-i} radian [3]. To obtain an approximation error on the binary angle smaller than 2^{-w} (i.e. smaller than one half-ulp of our result), we may therefore stop after iteration w - 1.

Let us now discuss rounding errors, and more generally fixed-point implementation issues. Let us call p the weight of the LSB on the x_i and y_i datapath. It is easy to see that $0 \le x_i < K\sqrt{2} \approx 1.646$. This defines the MSB of x_i : its format will be ufix(1, p).

We also have $y_i < K \sin \alpha_i$. Since $\alpha_i \leq 2^{-i}$, we have $|y_i| < 2^{-i+1}$. This defines the MSB of y_i : its format will be sfix(-i+2, p).

Let us now study the error of implementing the CORDIC iteration. Formally, if we note \tilde{x}_i and \tilde{y}_i the computed values we may defined $\varepsilon_i^x = \tilde{x}_i - x_i$, and similarly $\varepsilon_i^y = \tilde{y}_i - y_i$. The only source of error in each iteration is the error u_i^x and u_i^y due to the loss of the bits discarded in the shifts. This is written

$$\tilde{x}_{i+1} = \tilde{x}_i - s_i 2^{-i} \tilde{y}_i + u_i^x$$

= $x_i + \varepsilon_i^x - s_i 2^{-i} (y_i + \varepsilon_i^y) + u_i^x$
= $x_{i+1} + \varepsilon_i^x - s_i 2^{-i} \varepsilon_i^y + u_i^x$

Hence the recurrence defining the accumulation of rounding errors:

$$\varepsilon_{i+1}^x = \varepsilon_i^x - s_i 2^{-i} \varepsilon_i^y + u_i^x$$

If we consider a common bound $\overline{\varepsilon}_i$ of ε_i^x and ε_i^y , and the bound 2^{-p} on u_i^x , we get

$$\overline{\varepsilon}_{i+1} = \overline{\varepsilon}_i (1 + 2^{-i}) + 2^{-p}$$

with $\overline{\varepsilon}_1 = 0$, unless the opposite in the range reduction is computed by simply complementing the bits, in wich case $\overline{\varepsilon}_1 = 2^{-p}$. This only marginally adds to the overall error.

To build an accurate architecture, the recurrence $\overline{\varepsilon}_{i+1} = \overline{\varepsilon}_i(1+2^{-i})+1$ is computed up to i = w - 1. We then define $p = -w + 1 + \lceil \log_2 \overline{\varepsilon}_{w-1} \rceil$ as the LSB of the x_i and y_i datapaths. This precision ensures that y_i is computed with enough accuracy to ensure that rounding errors do not change its sign in a way that cannot be corrected by CORDIC.

Finally, considering that $|y_i| < 2^{-i+1}$, the term $2^{-i}y_i$ added or subtracted to x_i is smaller than 2^{-2i+1} . Therefore, we may stop updating x_i as soon as -2i + 1 < p.

On the α_i datapath, the error analysis is much simpler: each $\arctan 2^{-i}$, correctly rounded to the precision p_{α} , contributes at most one half-ulp to the error. The final rounding will contribute 2^{-w} . We therefore need $g_{\alpha} =$ $1 - \lceil \log_2((w-1) \times 0.5) \rceil$ guard bits to absorb all these errors.

Here the only trick is that the final rounding may be performed by truncation, provided 2^{-w} has been added to one of the $\arctan 2^{-i}$ constants.

IV. RECIPROCAL-MULT-ARCTAN

This variant, illustrated by Figure 5, is the most natural but requires the scaling argument reduction of Figure 4. After this scaling, we have $0.5 \le x \le 1$. Since we are on the first octant where $y \le x$, we also have $z = y/x \in [0,1]$. On such intervals, both 1/x and $\arctan(z)$ are regular (see Figure 6) and can be fully tabulated, or well approximated by polynomials. The main difficulty will be to define the bitwidths of r and z that will enable last-bit accuracy at the minimal cost.

Here again, the situation is much simpler with binary angles. The output of the arctangent box belongs to [1/4, 1) and is needed in the ufix(-2, -w + 1) format. Its two leading bits will be added, error-free, by the reconstruction.




Fig. 5. Architecture based on two functions of one variable




Fig. 6. Plots of 1/x on [0.5,1] (left) and $\frac{1}{\pi} \arctan(z)$ on [0,1] (right)

A. Related work

This technique is classically used in software [6], [7]. The division z = y/x is performed in the working precision, then a high-degree odd polynomial is used for an accurate approximation of $\arctan(z)$.

In hardware, early works [8], [9] use piecewise linear approximations of unspecified accuracy for the computation of $\arctan(z)$ to some precision. On FPGAs, this technique is used in [1] with multipartite tables [10] to save multipliers. Comparisons to CORDIC are only given for 12-bit precision (the main claim is a near halving of power consumption). Similarly, the accuracy of the architecture is only measured for 12-bit precision (10.3 bits in the worst case). In a follow-up article [11] the division is transformed to a subtraction in the logarithmic domain. However the architecture now requires three function evaluations (two log conversions on the input, and one $\arctan(2^z)$). A non-uniform decomposition is used for the evaluation of $\arctan(2^z)$.

The present section generalizes [1] to more precisions, and with more rigorous rules of the game (faithful results) and error analysis. It also uses polynomials of larger degrees, as in [12], to approximate the unary functions when needed.

B. Error analysis

Let us define formally the errors of the reciprocal and arctangent boxes:

$$\varepsilon_{\text{recip}} = r - 1/x$$

 $\varepsilon_{\text{atan}} = \alpha - \frac{1}{\pi} \arctan(z)$

We have to truncate or round the product to keep the number of input bits to the arctangent box small. Therefore, the multiplier will not be exact: let us define its error

$$\varepsilon_{\text{mult}} = z - yr$$

We may now define the total error on *z*:

$$\begin{split} \varepsilon_z &= z - \frac{y}{x} \\ &= z - yr + yr - \frac{y}{x} \\ &= \varepsilon_{\text{mult}} + y\varepsilon_{\text{recip}} \end{split}$$

As $0 \le y \le 1$ we will have

$$|\varepsilon_z| \leq |\varepsilon_{\text{mult}}| + |\varepsilon_{\text{recip}}|$$

For a faithful result, the total error must remain smaller than $u = 2^{-w+1}$. The overall error is defined as

$$\varepsilon_{\text{total}} = \alpha - f(x, y)$$

= $\left(\alpha - \frac{1}{\pi}\arctan(z)\right) + \left(\frac{1}{\pi}\arctan(z) - f(x, y)\right)$
= $\varepsilon_{\text{atan}} + \varepsilon_2$

From $\arctan'(x) = \frac{1}{1+x^2}$ we have

$$\arctan(z+\varepsilon) - \arctan(z) \approx \varepsilon \frac{1}{1+x^2}.$$

From this we deduce that, for $z \in [0, 1]$,

$$\left|\frac{1}{\pi}\arctan(z+\varepsilon) - \frac{1}{\pi}\arctan(z)\right| < \frac{1}{3}\varepsilon$$

where the rounding up of $\frac{1}{\pi}$ to $\frac{1}{3}$ accounts for the higher order error terms. The previous inequality may also be observed on Figure 6. Applying it to $z = y/x + \varepsilon_z$, we get:

$$|\varepsilon_2| = \left|\frac{1}{\pi}\arctan(z) - \frac{1}{\pi}\arctan(y/x)\right| < \frac{1}{3}|\varepsilon_z|$$

and finally

$$|\varepsilon_{\text{total}}| < \frac{1}{3} |\varepsilon_{\text{recip}}| + \frac{1}{3} |\varepsilon_{\text{mult}}| + \varepsilon_{\text{atan}}$$
 (1)

C. Datapath dimensioning

Let us first consider the simpler case when the two functions are purely tabulated. The arctangent table may be correctly rounded to its output format. We therefore have $|\varepsilon_{\text{atan}}| \leq u/2$, and we need $|\varepsilon_{\text{total}}| < u = 2^{-w+1}$ for faithful rounding. Unfortunately, we cannot use a correctly-rounded reciprocal table, because we want its output to be in [1, 2) and not in (1, 2] when the input is in $[\frac{1}{2}, 1)$. What we tabulate for r is therefore the correct rounding of $1/x - 2^{-w}$ to the format ufix(1, -w). This entails $|\varepsilon_{\text{recip}}| \leq u/2$.

The multiplier itself does not need to be correctly rounded. A truncated multiplier faithful to an ouput format ufix(0, -w + 1) for z will entail $|\varepsilon_{\text{mult}}| \le u$. This combination of errors satisfies (1), while balancing the input sizes of the two tables.

A correctly rounded multiplier adds to the cost of the multiplier (by requiring to compute and sum all its partial products), but it provides the same accuracy for zusing one less bit. Saving one bit on z will reduce the size of the arctangent box, possibly halving it. This trade-off between the multiplier and the arctangent box has not been fully studied yet.

Using a black-box polynomial approximator [12] or the multipartite method [10] entails that the two functions are themselves faithfully approximated. In this case, we may no longer ensure $|\varepsilon_{\text{atan}}| \le u/2$ at a reasonable cost, due to the Table Maker's dilemma [3]. What is possible

is an accurate faithful implementation that will ensure $|\varepsilon_{\text{atan}}| \leq 3u/4$. We now have a u/4 error budget to distribute among the multiplier and the reciprocal table. With the same reasoning, using a ufix(1, -w - 1) format for r and a ufix(0, -w) for z will satisfy (1).

This analysis has been implemented in a script that builds an architectures from w and the degree d. For d = 1, the bipartite method is currently used, and the multipartite method should be used in the near future.

D. FPGA-specific considerations

For small precisions, the following optimizations may apply on some FPGAs that embed hard memory and multiplier blocks.

The hard multipliers will compute the full product, so truncation will be faithful, and correct rounding will come at the expense of only one addition which can be mapped in the post-adder included in all recent DSP blocks. The latter is relevant if it saves one hard memory block, for instance in the situations depicted below.

Memory blocks are of fixed size (20Kb and 36Kb on current Altera and Xilinx chips respectively). They are dual-ported, which means that we can store two tables in one single block. The largest architecture that fits in a single 20Kb block is for w = 11, with a reciprocal table of $2^9 \times 11$ bits and an arctangent table of $2^{10} \times 9$ bits, both packed in a dual-port block configured as $2^{10} \times 20$. In a 36Kb block, the largest architecture that fits is for w = 12. Then we may have a $2^{10} \times 12$ reciprocal table and a $2^{10} \times 10$ arctangent table. In both cases the multiplier must be correctly rounded.

V. PIECEWISE BIVARIATE APPROXIMATION

In this section, we evaluate atan2(y, x) using a piecewise bivariate polynomial approximation of degree 1 or 2. We are not aware of comparable work in the literature.

The idea is to decompose the domain of Figure 4 into a grid of square subdomains indexed by the first few bits of x and y. On each subdomain, we evaluate a bivariate polynomial in the remaing bits. In other words, let x_h (resp. y_h) the number formed of the k (resp. k + 1) MSBs of x_r (resp. y_r). Let δx and δy the numbers formed of their w - k - 1 respective LSBs, such as

$$\begin{cases} x_r = x_h + \delta x \\ y_r = y_h + \delta y \end{cases}$$

The bits (x_h, y_h) are used to index a table of the coefficients of bivariate polynomials approximating atan2(y, x) on each subdomain (see Figures 7 and 8):

$$\operatorname{atan2}(y, x) \approx P_{x_h y_h}(\delta x, \delta y)$$
.

As illustrated by Figure 3, such approximation benefits from the scaling range reduction of Figure 4.




Fig. 7. Architecture based on a first order bivariate polynomial

A. First order bivariate approximation

Here

$$P_{x_h y_h}(\delta x, \delta y) = a \cdot \delta x + b \cdot \delta y + c$$

A first way of obtaining a, b and c is the Taylor series around a point (x_0, y_0) :

$$\begin{array}{rcl} T_1(x,y) &\approx & f(x_0,y_0) \\ &+ & \frac{\partial}{\partial x} f(x_0,y_0)(x-x_0) + \frac{\partial}{\partial y} f(x_0,y_0)(y-y_0) \end{array}$$

Taking for (x_0, y_0) the centre of a square subdomain indexed by (x_h, y_h) , we may obtain the coefficients a, b and c.

The multiplications $a \cdot \delta x$ and $b \cdot \delta y$ are of reduced size, as $\delta x = x - x_h < 2^{-k}$ (idem for δy).

The coefficients a, b and c can also be obtained using a different approach. A degree-1 bivariate polynomial is a plane. Three points from the surface of f define a unique plane that goes through these three points. This plane is a bivariate degree-1 approximation of the function. Therefore, if we chose three points of the form (x, y, f(x, y)) with (x, y) inside the square subdomain, the equation of the plane defined by these three points will provide candidate coefficients a, b and c. If the three points are very close to (x_0, y_0) this methods gives the Taylor coefficients. Chosing a larger triangle inside the square subdomain actually provides a better approximation to the function.

B. Second order bivariate approximation

The approach is very similar to the previous one. The motivation for using the second order is to provide a better approximation, which will enable a smaller value of k, hence a smaller coefficient table. We approximate atan2(y, x) as:

$$T_2(x_r, y_r) \approx P_{x_h y_h}(\delta x, \delta y)$$

$$\approx a.\delta x + b.\delta y + c + d(\delta x)^2 + e(\delta y)^2 + f\delta x.\delta y$$

The coefficients *a* through *f* are again obtained by using the Taylor series for $atan2(y_r, x_r)$, around a point




Fig. 8. Architecture based on a second order bivariate polynomial

 (x_0, y_0) :

$$T_{2}(x_{r}, y_{r}) = f(x_{0}, y_{0}) + \frac{\partial}{\partial x} f(x_{0}, y_{0})(x_{r} - x_{0}) + \frac{\partial}{\partial y} f(x_{0}, y_{0})(y_{r} - y_{0}) + \frac{1}{2} \frac{\partial^{2}}{\partial x^{2}} f(x_{0}, y_{0})(x_{r} - x_{0})^{2} + \frac{1}{2} \frac{\partial^{2}}{\partial y^{2}} f(x_{0}, y_{0})(y_{r} - y_{0})^{2} + \frac{\partial^{2}}{\partial x \partial y} f(x_{0}, y_{0})(x_{r} - x_{0})(y_{r} - y_{0})$$

Replacing *f* by $atan2(y_r, x_r)$, and performing the variable change $x_r = x_h + \delta x$ and $y_r = y_h + \delta y$, we get:

$$T_{2}(x_{r}, y_{r}) = \operatorname{atan2}(y_{h}, x_{h}) + \frac{-y_{h}}{x_{h}^{2} + y_{h}^{2}} \delta x + \frac{x_{h}}{x_{h}^{2} + y_{h}^{2}} \delta y + \frac{x_{h} y_{h}}{(x_{h}^{2} + y_{h}^{2})^{2}} \delta x^{2} + \frac{-x_{h} y_{h}}{(x_{h}^{2} + y_{h}^{2})^{2}} \delta y^{2} + \frac{y_{h}^{2} - x_{h}^{2}}{(x_{h}^{2} + y_{h}^{2})^{2}} \delta x^{2} \delta y^{2}$$

C. Error analysis

We limit the discussion to the approximation of $atan2(x_r, y_r)$ by the second order Taylor polynomial, as the case of the first order method is simpler. Our goal is to produce a result which is within 1 unit in the last place (*ulp*) from the exact mathematical result, meaning:

$$\varepsilon_{total} < 2^{-u}$$

where ε_{total} is the total error and:

$$\varepsilon_{total} = \varepsilon_{method} + \varepsilon_{final \ round} + \varepsilon_{round}$$

The magnitude of ε_{method} , the method error, is determined by the parameter k. Limiting the approximation to the second order terms results in:

$$\varepsilon_{method} = \sum_{i=3}^{\infty} (c_{x_i}x^i + c_{y_i}y^i + \sum_{k,l, \ k+l=i} c_{x_ky_l}x^ky^l)$$

where the cx_i 's and cy_i 's are obtained by expanding the Taylor series. ε_{method} is bounded by:

$$\varepsilon_{method_Max} = c_{x_max} \sum_{i=3}^{\infty} (2^{-k})^i + c_{y_max} \sum_{i=3}^{\infty} (2^{-k})^i + c_{xy_max} \sum_{i=3}^{\infty} (2^{-k})^i < (c_{x_max} + c_{y_max} + c_{xy_max}) \frac{2^{-3k}}{1 - 2^{-k}}$$
(2)

 c_{x_max} , c_{y_max} and c_{xy_max} being the maximum values of c_x , c_y , and c_{xy} . Equation 2 determines a bound for ε_{method} , which, in turn, determines the value of k, that must satisfy $k > \lceil \frac{w}{3} \rceil$. But this is a pessimistic bound. In practice, we set the value of k more optimistically, then fill the table, and compute ε_{method} in each point of the domain using the actual coefficient values. If the error is above budget, k is increased. Using the actual values for the coefficients provides a tighter bound on ε_{method} .

The error due to the final rounding $\varepsilon_{final_round}$ can be limited to 1/2 *ulps* by rounding the final result to the output accuracy.

Each term of $T_2(x_r, y_r)$, except for c, brings to the final sum an error due to the truncation/rounding of the multiplications/squares, and an error due to storing the real coefficients in the table. The expressions for the error terms are given after the variable change. For $a \cdot \delta x$, the error is:

$$\begin{array}{lll} \varepsilon_{a\cdot\delta x} &=& p_{a\cdot\delta x} - a\cdot\delta x\\ &=& (\delta x\cdot\tilde{a} + \varepsilon_{mult_{ax_r}}) - a\cdot\delta x\\ &=& (\delta x(a + \varepsilon_{a_table}) + \varepsilon_{mult_{a\cdot\delta x}}) - a\cdot\delta x\\ &=& \varepsilon_{mult_{a\cdot\delta x}} + \delta x\cdot\varepsilon_{a_table} \end{array}$$

The same holds for $b \cdot \delta y$ term. The error due to *c* in the final sum comes from storing the coefficient in the table:

$$\varepsilon_c = \varepsilon_{c_table}$$

For the second order terms, the error can be found in a similar manner:

$$\begin{split} \varepsilon_{d\cdot\delta x^2} &= p_{d\cdot\delta x^2} - d\cdot\delta x^2 \\ &= (p_{\delta x^2}\tilde{d} + \varepsilon_{mult_{d\cdot\delta x^2}}) - d\cdot\delta x^2 \\ &= ((\delta x^2 + \varepsilon_{sqr_{\delta x^2}})(d + \varepsilon_{d_table}) + \varepsilon_{mult_{d\cdot\delta x^2}}) \\ &- d\cdot\delta x^2 \\ &= \delta x^2 \cdot \varepsilon_{d_table} + d\cdot\varepsilon_{sqr_{\delta x^2}} + \varepsilon_{sqr_{\delta x^2}} \cdot \varepsilon_{mult_{d\cdot\delta x^2}} \end{split}$$

The same holds for $e \cdot \delta y^2$. Lastly, for $f \cdot \delta x \cdot \delta y$ the error can be expressed as:

$$\begin{split} \varepsilon_{f \cdot \delta x \cdot \delta y} &= p_{f \cdot \delta x \cdot \delta y} - f \cdot \delta x \cdot \delta y \\ &= (p_{\delta x \cdot \delta y} \tilde{f} + \varepsilon_{mult_{f \cdot \delta x \cdot \delta y}}) - f \cdot \delta x \cdot \delta y \\ &= ((\delta x \cdot \delta y + \varepsilon_{mult_{\delta x \cdot \delta y}})(f + \varepsilon_{f_table}) \\ &+ \varepsilon_{mult_{f \cdot \delta x \cdot \delta y}}) - f \cdot \delta x \cdot \delta y \\ &= \delta x \cdot \delta y \varepsilon_{f_table} + f \cdot \varepsilon_{mult_{\delta x \cdot \delta y}} \\ &+ \varepsilon_{mult_{\delta x \cdot \delta y}} \cdot \varepsilon_{mult_{f \cdot \delta x \cdot \delta y}} \end{split}$$

This gives the expression for ε_{round} :

$$\varepsilon_{round} = \varepsilon_{a\delta x} + \varepsilon_{b\delta y} + \varepsilon_c + \varepsilon_{d\delta x^2} + \varepsilon_{e\delta y^2} + \varepsilon_{f\delta x\delta y}$$

Let us assume that the errors due to storing the coefficients in the tables are all equal to ε_{table} and that the errors due truncation/rounding of multiplications and squares are ε_{mult} and ε_{sqr} respectively. Thus, ε_{round} becomes:

$$\varepsilon_{round} = \varepsilon_{mult}(2 + f + 2\varepsilon_{sqr} + \varepsilon_{mult}) + \varepsilon_{table}(1 + \delta x + \delta y + \delta x^2 + \delta y^2 + \delta x \cdot \delta y) + \varepsilon_{sqr}(d + e)$$
(3)

D. Datapath dimensioning

As in the case of the previous sections, the error analysis ensures that the final result is within less than $1 \ ulp$ of the mathematical result. It also allows us to create architectures that compute with the minimal amount of resources.

Thus, let us analyze the required number of additional guard bits g due to $\varepsilon_{final_round}$ and ε_{round} . Due to $\varepsilon_{final_round}$ we must extend the precision of our computations to -w (from -w + 1). The contribution due to ε_{round} is worth the discussion. From equation 3, ε_{round} is influenced the precision of the multiplications and squares. It is also influenced by precision of the stored coefficients, which depends on our choice for the k parameter. This is due to the dependence of ε_{round} to δx and δy , which satisfy $\delta x < 2^{-k}$ and $\delta y < 2^{-k}$.

Thus, when deciding the value of g, we should try to strike a balance between the size of the multiplications and that of the coefficient tables.

VI. RESULTS AND DISCUSSION

Tables I and II show synthesis results obtained for Virtex 6 (6vhx380tff1923) using ISE 14.7. For Table I, the multipliers as well as the tables are synthesized purely in logic (in FPGA Look-Up Tables, or LUT). In this case, we use faithful truncated multipliers to save resources and latency. Degree 0 uses plain tabulation, degree 1 uses a bipartite approximation [10], and degree 2 and above use a Horner scheme inspired by [12]. The squarers of Figure 8 also use bipartite approximation (which saves resources over a dedicated squarer for the small precisions needed here).

Bitwidth	Method	LUT	Latency (ns)					
CORDIC								
8		173	9.3					
12		435	14.6					
16		734	19.7					
24		1504	31.0					
32		2606	43.1					
Taylor degree 1 / Plane								
8		207	12.64					
12		1258	14.74					
16		37744	20.20					
Taylor degree 2								
8		356	13.72					
12		469	14.75					
16		1509	17.90					
InvMultAtan								
8	degree 0	175	11.8					
12	degree 0	683	16.2					
12	degree 1	443	19.0					
16	degree 1	1049	19.1					
24	degree 2	2583	35.2					
32	degree 2	6190	40.7					
32	degree 3	5423	50.8					

TABLE I LOGIC-ONLY SYNTHESIS RESULTS

The objective of this table is to compare the methods in absolute terms. A first observation is that CORDIC behaves extremely well on modern FPGAs. The multiplierand table-based methods never perform better in area, and only rarely beat its latency. This is especially disappointing, as the architecture of Figure 8 exhibits a lot of parallelism. The comparison between CORDIC and the InvMultAtan method is consistent with the findings of [1]. However, it contradicts [13]. This article presented a similar study for the computation of sine and cosine, and reported that CORDIC had longer latency than multiplier-based methods even when the multipliers were implemented in logic.

It is interesting to re-assess the complexity asumption made in the introduction in the light of these results. In principle, classical (i.e. non-redundant) CORDIC is quadratic both in area and delay: The CORDIC algorithm in precision w consists of about w iterations, each consisting of three add/sub operations of about wbits, hence the quadratic area. Besides, there is a carry propagation in each iteration, whose LSB input depends on the MSB of the previous iteration: there is a critical path of size w^2 .

On the one hand, Table I indeed exhibit this quadratic area. However, the constant is very small. Specifically, we can observe that the area of CORDIC is roughly $3w^2$. This means that each CORDIC iteration is indeed implemented in 3 LUT per bit. In other words, a multiplexed addition and subtraction is mapped to a row of LUTs, and therefore consumes no more than a simple addition.

On the other hand, the latency of CORDIC does not seem quadratic, it seems linear in w. This is explained by the fact that the carry propagation delay is about 30 times faster than the standard routing used between two iterations. It justifies a posteriori the choice of ignoring redundant versions of CORDIC.

A second observation is that the degree 1 bivariate approximation is never interesting. Its size explodes too fast, and this even impacts the latency. A good news, is that the scaling-based argument reduction is quite small and fast, as illustrated by Table II. In [1], the shifts were implemented as one-hot encoding then multiplication in a DSP block. This is probably overkill.

We are currently working on pipeline versions of these operators, using FPGA block RAM and DSP blocks. The results will be in the final paper.

Finally, these results should not be extrapolated to ASIC. There, without carry propagation and large LUTs, CORDIC will appear much less favorably. If latency is critical, it may well be worth to pay the price of bivariate polynomials for up to 16 bits.

VII. CONCLUSION AND FUTURE WORK

This article compares several methods for the evaluation of the atan2 function. The most novel method, based on piecewise bivariate polynomials, does reduce

		LZC	Shift	Recip	Mult	Atan
12 bits	area	12	2x36	149	159	220
	delay	1.63	1.72	2.23	4.22	2.54
16 bits	area	16	2x47		294	
	delay	2.5	1.76		5.9	

TABLE II BREAKDOWN OF THE AREA AND LATENCY FOR **RECIPROCAL-MULT-ATAN METHOD**

the latency as much as expected, at least on FPGAs. There are many improvements to bring to this method, the first being to reduce k using degree-2 approximation technique that are more accurate than Taylor. Unfortunately we are not aware of a Remez or minimax polynomial approximation algorithm for functions of two inputs. The problem is that the alternation property on which Remez is based [3] is difficult to transpose in two dimension.

Current work also focuses on improving the pipelining of the multiplier-based methods to make the best use of the FPGA embedded resources.

To make things even better for CORDIC, it should be noted that it may also compute the module $\sqrt{x^2 + y^2}$ along with the angle. This costs only one additional constant multiplication by 1/K.

Among the possibilities to explore around atan2, [14] decomposes the computation into two successive rotation, a coarse one and a finer one. Both first approximate z = y/x, then computing atan2(z). This provides a blend between CORDIC and multiplicative methods.

It also suggests that a table- and multiplier- based combined range reduction and scaling method could enable the bivariate methods to scale better, but at the expense of latency.

References

- [1] R. Gutierrez and J. Valls, "Low-Power FPGA-Implementation of atan(Y/X) Using Look-Up Table Methods for Communication Applications," *Journal of Signal Processing Systems*, vol. 56, 2008. [2] J. E. Volder, "The CORDIC trigonometric computing technique,"
- Electronic Computers, IRE Transactions on, pp. 330-334, 1959.
- [3] J.-M. Muller, Elementary Functions, Algorithms and Implementation, 2nd ed. Birkhäuser, 2006.
- [4] R. Andraka, "A survey of CORDIC algorithms for FPGA based computers," in International Symposium on Field Programmable Gate Arrays, 1998.
- [5] P. Meher, J. Valls, T.-B. Juang, K. Sridharan, and K. Maharatna, "50 years of CORDIC: Algorithms, architectures, and applications,' Circuits and Systems I: Regular Papers, IEEE Transactions on, 2009.
- [6] S. Gal, "An accurate elementary mathematical library for the IEEE floating point standard," ACM Transactions on Mathematical Software, vol. 17, 1991.
- [7] S. Story and P. T. P. Tang, "New algorithms for improved transcen-dental functions on IA-64," in 14th IEEE Symposium on Computer Arithmetic. IEEE Comput. Soc, 1999.[8] S. Rajan, S. Wang, and R. Inkol, "Efficient Approximations for the
- Four-Quadrant Arctangent Function," in 2006 Canadian Conference on Electrical and Computer Engineering. IEEE, 2006. [9] M. Saber, Y. Jitsumatsu, and T. Kohda, "A low-power implementa-
- tion of arctangent function for communication applications using FPGA," in 2009 Fourth International Workshop on Signal Design and its Applications in Communications. IEEE, 2009.

- [10] F. de Dinechin and A. Tisserand, "Multipartite table methods," *IEEE Transactions on Computers*, vol. 54, no. 3, pp. 319–330, 2005.
 [11] R. Gutierrez, V. Torres, and J. Valls, "FPGA-implementation of
- [11] R. Gutierrez, V. Torres, and J. Valls, "FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques," *Journal of Systems Architecture*, vol. 56, 2010.
 [12] F. de Dinechin, M. Joldes, and B. Pasca, "Automatic generation
- [12] F. de Dinechin, M. Joldes, and B. Pasca, "Automatic generation of polynomial-based hardware architectures for function evaluation," in *Application-specific Systems, Architectures and Processors*. IEEE, 2010.
- [13] F. de Dinechin, M. Istoan, and G. Sergent, "Fixed-point trigonometric functions on FPGAs," *SIGARCH Computer Architecture News*, vol. 41, no. 5, pp. 83–88, 2013.
 [14] D. Hwang and A. Willson, "A 400-mhz processor for the convertion of the second second
- [14] D. Hwang and A. Willson, "A 400-mhz processor for the conversion of rectangular to polar coordinates in 0.25-μm cmos," *IEEE Journal of Solid-State Circuits*, vol. 38, 2003.