

# Formal Modeling and Verification of GALS Systems Using GRL and CADP

Fatma Jebali, Frédéric Lang, Eric Léo, Radu Mateescu

### ▶ To cite this version:

Fatma Jebali, Frédéric Lang, Eric Léo, Radu Mateescu. Formal Modeling and Verification of GALS Systems Using GRL and CADP. 2014. hal-01082950

# HAL Id: hal-01082950 https://inria.hal.science/hal-01082950

Preprint submitted on 14 Nov 2014

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Formal Modeling and Verification of GALS Systems Using GRL and CADP

Fatma Jebali, Frédéric Lang, Éric Léo, and Radu Mateescu Inria / Univ. Grenoble Alpes / CNRS / LIG, F-38000 Grenoble, France

Abstract. The GALS (Globally Asynchronous, Locally Synchronous) paradigm is a prevalent approach to design distributed synchronous subsystems that communicate with each other asynchronously. The design of GALS systems is tedious and error-prone due to the complexity of architectures and high synchronous and asynchronous concurrency involved. This paper proposes a model-based approach to formally verify such systems. Specifications are written in GRL (GALS Representation Language), dedicated to model GALS systems with homogeneous syntax and formal semantics. We present a translation from GRL to LNT, a value-passing process algebra with imperative flavour. The translation is automated by means of the GRL2LNT tool, making possible the analysis of GRL specifications using the CADP toolbox. We illustrate our approach with an access management system for smart parking based on distributed software systems embedded in programmable logic controllers.

### 1 Introduction

Synchronous specification languages have for long been a valuable approach in the design of large scale hardware and software systems. Their easy-to-learn syntax, their sound semantics suitable for efficient verification, and their underlying assumptions such as determinism and atomicity, are among the key features making synchronous languages and frameworks well-supported by industrial design flows. However, an increasing number of applications such as sensor networks and multiprocessor architectures are distributed by nature. It follows that the ideal assumptions of zero-time computations and instantaneous broadcasting communications may be unrealistic [1, 3], since distribution introduces asynchrony and nondeterminism in the global behaviour of these systems.

This observation gave birth to the GALS (Globally Asynchronous, Locally Synchronous) paradigm [5], which makes a good compromise between synchronous systems having each its own clock structure and asynchronous communication schemes. Interestingly enough, the GALS concept has been implemented in a wide spectrum of applications: System-on-Chip [21] and Network-on-Chip [21] are instances of hardware-based systems distributed on one single architecture; flight control systems [22] and automotive central lock systems [6] are

instances of hardware-based systems distributed on several architectures; distributed coordination of web services [19] and security surveillance systems [15] are instances of distributed software systems.

The design and verification of such systems can be extremely cumbersome due to the heterogeneous nature of computations and the complexity of architectures, in particular if used in safety-critical applications. Model-based design flows and formal analysis are then required to help designers master that complexity and build confidence on the correctness of systems. The traditional approaches consist either in using synchronous languages and frameworks as they are (e.g., [18]) or in extending them to encompass some asynchronous features and nondeterministic behaviour (e.g., [12] and [20]). Those approaches are well suited to specify latency-insensitive designs when synchronous components are distributed in hardware architectures and run correctly in the presence of interconnection delays (messages are delivered in order and cannot be lost). However, asynchrony and nondeterminism still are not encompassed as main concepts and powerful verification techniques dealing with asynchronous concurrency such as compositional reduction are missing [10].

This makes the aforementioned approaches insufficient when addressing completely desynchronized software embedded in several distributed sites and/or architectures in which there is no restriction on communication delays and messages can be lost or delivered in an arbitrary order. In addition, most machines and embedded devices are interconnected due to the massive use of connectivity technologies such as Internet and ubiquitous computing. This enforces the degree of asynchrony and nondeterminism, thus making network topologies and communication mechanisms more and more complex.

We believe that new modeling and verification approaches that inherently combine synchronous and asynchronous features are likely to become central in the integration of formal analysis in the design process of GALS systems. Towards this objective, GRL has been proposed [13] as an attempt to combine the main features of synchronous programming and process algebra in one unified language, while keeping the syntax homogeneous for better acceptance by industrial users. GRL allows synchronous systems (blocks), environmental constraints (environments), and asynchronous communication mechanisms (mediums) to be described in a modular way and at the appropriate level of abstraction. To analyse GRL specifications, our aim is to benefit of the widely-used CADP toolbox [9] offering a wide range of the state-of-the-art verification approaches.

In this paper, we propose a verification approach to bridge the gap between design frameworks of GALS systems and formal verification tools using GRL and CADP. Our approach can be summarized as follows. We first propose a translation of GRL descriptions to LNT [4], one of the input languages of CADP. LNT is a specification language for asynchronous concurrent processes, which aims at combining the best of process algebraic languages and imperative functional programming languages. GRL blocks are represented by LNT functions encapsulated into wrapper processes as proposed in [10]. GRL environments and mediums are represented by LNT processes. The asynchronous execution of

blocks, mediums, and environments is modeled using the LNT parallel composition operator. This translation is fully automated by the GRL2LNT tool we have developed. We illustrate our approach with an example we designed with Crouzet Automatismes (a branch of Schneider Electric group) in the context of Bluesky<sup>1</sup>. The application is an AMS (*Access Management System*) to be used in a smart parking, which consists of a network of distributed software systems embedded in PLCs (*Programmable Logic Controllers*).

The paper is organized as follows. Section 2 describes the AMS. Section 3 presents GRL. Section 4 presents LNT and CADP. Section 5 outlines the translation from GRL to LNT and the corresponding tools. Section 6 shows the model checking of some properties of the AMS. Section 7 concludes the paper.

## 2 AMS (Access Management System) for Smart Parking

Throughout this article, we consider an example based on distributed software embedded in em4 controllers provided by Crouzet. These are a new generation of PLCs embedding synchronous software supported by *em4soft* tools, which are based on graphical block diagrams and enable to create and implement smart automation applications. The system we consider is part of a smart parking platform to make parking easier and more efficient. It consists of a network of communicating em4 applications that control and manage the vehicle access through automatic vehicle detection. A user can interact with the system either in a local mode using physical sensors or in a remote mode using mobile applications. Mobile applications enable also to pay and get the exit clearance.

For the sake of simplicity, we consider two em4 controllers. The first one manages an entry gate giving the access to the parking over the reception of an order. The controller checks cyclically whether there still are unoccupied parking spots, in which case a green light is maintained on, otherwise a red light is turned on. Once an order is detected, depending on whether the red or the green light is on, a request to open the gate may be denied or granted, respectively. In the latter case, the entry gate remains open for a fixed amount of time and a yellow light is maintained on until the closure of the gate. One light at the same time should be on. The second controller manages an exit gate allowing to leave the parking over the reception of an order. Each time an order is detected, the exit gate remains open for a fixed amount of time. The two controllers communicate through a network to keep informed about the entrance and exit flow.

#### 3 GRL (GALS Representation Language)

An excerpt of the syntax of GRL is given in Figure 1. Symbols K, T, X, E, S, B, M denote respectively literal constants, type identifiers, variables, expressions (built upon constants, variables, and function applications), system identifiers, block identifiers, and medium identifiers. GRL consists of a synchronous part made of

<sup>&</sup>lt;sup>1</sup> project of the Minalogic "pole de compétitivité" http://www.minalogic.com

blocks, connected asynchronously through mediums. Environmental constraints on blocks are described in environments. For the sake of conciseness and for lack of space, we do not present environments, which have a lot in common with mediums. Blocks, mediums, and environments are assembled together in systems. In the sequel, blocks, mediums, and environments are called actors.

```
system ::= system S
                                                                               block ::= block B
                             [(X_0:T_0,\ldots,X_m:T_m)] is
                                                                                                         [const_param]
                         allocate actor_0, ..., actor_n
                                                                                                         [(inout\_param_0\,;\dots;inout\_param_m)]
                         [temp X'_{\theta}: T'_{\theta}, \ldots, X'_{l}: T'_{l}]
                                                                                                    [\{com\_param_0; \ldots; com\_param_n\}] is [allocate sub\_block_0, \ldots, sub\_block_p]
                         network
                         block\_call_0, . . . , block\_call_n
                                                                                                     [local\_var_0, . . . , local\_var_l]
                         connectedby
                         med\_call_0,...,med\_call_r]
                                                                                                end block
                     end system
med ::= \mathbf{medium} \ M \ [[const\_param]][\{com\_param_0 \mid \dots \mid com\_param_m\}] \ \mathbf{is}
                    [allocate sub\_block_0, ..., sub\_block_n]
                   [local\_var_0, \ldots, local\_var_l]
               end medium
const\_param ::= \mathbf{const} \ X_0 : T_0 \ [:= E_0], \dots, X_n : T_n \ [:= E_n]
construction ::= (in | out) X_0: T_0 [:= E_0], ..., X_n: T_n [:= E_n] con\_param ::= (send | receive) X_0: T_0 , ..., X_n: T_n [:= E_n] local\_var ::= (perm | temp) X_0: T_0 [:= E_0], ..., X_n: T_n [:= E_n]
      sub\_block ::= B \ [[arg_0, \ldots, arg_n]] \ \mathbf{as} \ Bi
actor ::= B [[arg_0, \ldots, arg_n]] \ \mathbf{as} \ Bi \ | \ M[[arg_0, \ldots, arg_n]] \ \mathbf{as} \ Mi
     \begin{array}{l} block.call ::= Bi \left[ (ch_0; \ldots; ch_m) \right] \left[ \{ ch_0'; \ldots; ch_n' \} \right] \\ med\_call ::= Mi \left\{ ch_0 \mid \ldots \mid ch_m \right\} \\ signal ::= \mathbf{on} \ [?] X_0, \ldots, [?] X_n \rightarrow I \end{array}
I ::= \mathbf{null} \mid X := E \mid X[E_0] := E_1 \mid X.f := E \mid I_0; I_1 \mid Bi(arg_0, \dots, arg_n) \mid X := \mathbf{any} \ T \ [\mathbf{where} \ E]
          case E is K_0 \rightarrow I_0 \mid \ldots \mid K_n \rightarrow I_n \mid [\texttt{any} \rightarrow I_{n+1}] end case while E loop I_0 end loop \mid for I_0 while E by I_1 loop I_2 end loop
          if E_0 then I_0 elsif E_1 then I_1 ... elsif E_n then I_n else I_{n+1} end if
          select I_0 [] . . . [] I_n end select | signal
```

Fig. 1: Excerpts of the GRL syntax

Blocks. A block is defined as the synchronous composition of one or several other blocks (called *subblocks*), together with the deterministic statements available in standard programming languages (assignments, if-then-else, while and for loops, etc.)<sup>2</sup>. The current state of a block is defined by the values of permanent variables declared using the keyword **perm**. During each synchronous cycle, a block operates as follows: (1) it consumes its inputs; (2) it evaluates its function, which depends on both the block inputs and the current state; (3) it produces its outputs and computes the state of the system in the next cycle. These computations are assumed to be done in zero-delay, following the standard abstraction of synchronous programming. In addition to input and output parameters, a block can be parameterized with constant parameters.

Instances can be created from block definitions using the keyword **allocate**. Each block instance has its own memory consisting of a copy of its permanent

The nondeterministic statements "X := any T [where E]" and "select  $I_0$  [] ... []  $I_n$  end select" are not allowed in block definitions, but only in mediums and environments.

variables and those of its subblocks transitively. Block instances can be invoked and composed to interact with each other by instantaneous broadcasting, i.e., outputs produced by a block in a cycle can be consumed by other blocks in the same cycle. In this way, data is processed along causal dependencies between subblocks, making the behaviour of blocks deterministic.

Excerpts of the GRL code of the AMS introduced in Section 2 are given in Figure 2. Block Block\_Timer\_BW (lines 1-7, Fig. 2) ensures that the output is set to true if the input is true during several consecutive cycles of the block. Permanent variable Pre\_Input stores the value of Input from one execution to the next (lines 3 and 6, Fig. 2). A parameterized instance B02 of block Block\_Timer\_BW is allocated (line 11, Fig. 2) then invoked (line 15, Fig. 2) inside block Out\_controller. Block Out\_controller is defined by a synchronous composition of subblock instances B01, B02, and B05 (lines 14-16, Fig. 2). Data flow from B01 to B02 is ensured through variable c1 whose value is produced by B01 (actual parameter ?c1) and consumed by B02 (actual parameter c1). In B05 invocation (line 16, Fig. 2), symbols "\_" and "?\_" denote unconnected inputs and outputs respectively. For unconnected inputs, the corresponding formal parameters must be assigned default values in the definition of block Block\_Timer\_AC, similarly to parameter Open\_Cmd in block Out\_controller (line 9, Fig. 2).

Asynchronous composition of blocks. A block can communicate asynchronously with other blocks in a network through communication mediums. Each communicating block has send and receive parameters (line 10, Fig. 2), which are connected to receive and send parameters of mediums, respectively. Unlike blocks, mediums support nondeterminism, which makes the description of communication protocols at a high level of abstraction possible. Instances of mediums can be created and invoked in systems, similarly to blocks.

Interactions between a block and several mediums are carried out as follows. When it starts its execution cycle, the block triggers the execution of all mediums connected to its receive parameters, so that mediums produce the data required by the block. When it finishes its execution cycle, the block triggers the execution of all mediums connected to its send parameters, so that mediums can consume data produced by the block. Following this execution model, at most two interactions are possible between a given pair of block and medium. Exchanged data is therefore grouped in *channels* (tuples of data) so that to each block-medium interaction is associated one single channel. Such a channel is called *activated* during the interaction. Depending on the activated channel, different fragments of a medium code have to be executed, possibly separated using a nondeterministic "select" statement. To each channel is thus associated a *signal* statement, which guards the fragment of the medium code that should be executed over the channel activation.

For example, consider medium  $Medium\_Buffer\_Bit$  (lines 19-29, Fig. 2). It represents a non-blocking single-place buffer that allows communication between a sender block (through channel Input) and a receiver block (through channel Output). The code executed upon activation of the channels Input and Output is on lines 22-23 and lines 25-27 of Figure 2, respectively.

```
block \ Block\_Timer\_BW \ [const \ Rising\_Edge:bool:=true, Falling\_Edge:bool:=false]
                                 (in Input : bool; out Output : bool) is
3:
4:
5:
6:
7:
8:
9:
       perm Pre_Input : bool := false
       Output := (((Input and not (Pre_Input)) and Rising_Edge)
                    or ((not (Input) and Pre_Input) and Falling_Edge));
       Pre\_Input := Input
    end block
    block Out\_Controller (in Open\_Cmd : bool := false; out Door\_Open : bool)
10:
                              {receive Open_Distant_Cmd : bool; send Decrease_Counter : bool} is
        allocate Block_Or as B01, Block_Timer_BW [true, false] as B02,
11:
                  Block_Timer_AC [0, 5, Cycle] as B05
13:
        temp c1 : bool
14:
       B01 (Open_Cmd, Open_Distant_Cmd, ?c1);
       B02 (c1, ?Decrease_Counter);
B05 (Decrease_Counter, _, ?Door_Open, ?__,?_, ?_, ?_)
15:
16:
17:
    end block
18:
19:
    medium Medium_Buffer_Bit {receive Input : bool | send Output : bool} is
20:
21:
22:
23:
24:
25:
26:
27:
28:
       perm Buffer : bool := Cst_Bool_Empty_Buffer
        _{
m select}
          \mathbf{on}\ \mathrm{Input} \to \mathbf{if}\ (\mathrm{Buffer} == \mathrm{Cst\_Bool\_Empty\_Buffer})\ \mathbf{then}\ \mathrm{Buffer} := \mathrm{Input}
                        else null end if
          \mathbf{on} \; ? \mathrm{Output} \to \mathbf{if} \; (\mathrm{Buffer} == \mathrm{Cst\_Bool\_Empty\_Buffer}) \; \mathbf{then}
                             Output := Cst\_Bool\_Default\_Value
                           else Output := Buffer; Buffer := Cst_Bool_Empty_Buffer end if
       end select
29: end medium
30:
31:
32:
    system Main (Out_Open_Cmd : bool, Out_Door_Open : bool, ...) is
       allocate Out_Controller as Out_Controller, In_Controller as In_Controller,
33:
34:
35:
                  {\it Medium\_Buffer\_Bit} \ {\bf as} \ {\it Med}, \, \dots
        \mathbf{temp} Decrease_Counter_1 : \mathbf{bool}, Decrease_Counter_2 : \mathbf{bool}
       network
36:
          Out_Controller (Out_Open_Cmd; ...){...; ?Decrease_Counter_1},
          In_Controller (In_Open_Cmd; ...){...; Decrease_Counter_2} ...
39:
          Med {Decrease_Counter_1 | ?Decrease_Counter_2}, ...
40: end system
```

Fig. 2: GRL code of the AMS

Actors are composed inside systems to build networks of blocks that execute independently and communicate asynchronously with each other across mediums. Connections between blocks and mediums are carried out through parameters that are either observable or not from the outside world. In our example, the network consists of two blocks  $In\_Controller$  and  $Out\_Controller$  communicating across medium Med to keep informed of the actual number of available spots in the parking (lines 35-39, Fig. 2). Using channel  $Decrease\_Counter\_1$ ,  $Out\_Controller$  informs through medium Med whether a vehicle has left or not the parking in its current execution cycle. In turn,  $In\_Controller$  receives the information using channel  $Decrease\_Counter\_2$ . Parameters  $Out\_Open\_Cmd$  and  $Out\_Door\_Open$  (line 31, Fig. 2) are observable from the outside world, whereas variables  $Decrease\_Counter\_1$  and  $Decrease\_Counter\_2$  (line 34, Fig. 2) are not.

**Semantics.** The formal dynamic semantics of GRL systems are defined using structural operational semantic rules in terms of LTS (*Labelled Transition System*), the complete definition being available in [14]. States consist of the union

of actor memories, the initial state being the initial memory. Labels represent the block invocations, each label corresponding to a block instance identifier B and its corresponding channels  $\overline{ch}$  (input/output channels) and  $\overline{ch'}$  (send/receive channels). A transition  $\mu \xrightarrow{B(\overline{ch})\{\overline{ch'}\}} \mu'$  means that the combined execution of block instance B together with its connected mediums (and environments) instances in the memory  $\mu$  produces the new memory  $\mu'$ . The resulting LTS represents the interleaving of all block instance executions.

#### 4 The LNT language and the CADP toolbox

An excerpt of the syntax of LNT is given in Figure 3. Symbols  $T, X, E, P, B, \pi$ , F, G, and  $\Gamma$  denote respectively type identifiers, variables, expressions, patterns, behaviours, process identifiers, function identifiers, gate identifiers, and channel identifiers. LNT consists of two parts. The data part is defined by means of rich data type structures, statements built upon standard algorithmic control structures, and functions. The control part is defined by means of behaviours and processes. Behaviours are extensions of statements with process instantiation, parallel composition, gate communication, and nondeterministic statements. Functions are parameterized with data variables and processes can be parameterized with both data variables and gates. Formal parameters can be of type in (call by value), out (call by reference, the function being in charge of producing a value for the parameter), or inout (call by reference, the function being allowed to read and update the parameter value) and their respective actual parameters are preceded by symbols "!", "?", and "!?", respectively. Communication takes place by rendezvous on gates, with bidirectional transmission of multiple values. Gates are typed with channels (not to be confused with the GRL notion of channels).

```
\begin{array}{l} process ::= \mathbf{process} \ \varPi \ [G_0 \colon \Gamma_0 \dots, G_m \colon \Gamma_m] \ \mathbf{is} \ B \ \mathbf{end} \ \mathbf{process} \\ function ::= \mathbf{function} \ F \ (param_0 \dots, param_m) \colon T \ \mathbf{is} \ B \ \mathbf{end} \ \mathbf{function} \\ param ::= (\mathbf{in} \ | \ \mathbf{out} \ | \ \mathbf{inout}) \ X_0 \colon T_0 \dots X_n \colon T_n \\ channel ::= \mathbf{channel} \ F \ \mathbf{is} \ gate_0 \dots, gate_m \ \mathbf{end} \ \mathbf{channel} \\ gate ::= (T_0 \dots, T_m) \\ B ::= \mathbf{null} \ | \ X \colon = E \ | \ X [E_0] \colon = E_1 \ | \ X \cdot f \colon = E \ | \ B_0 \colon B_1 \ | \ \mathbf{eval} \ F \ (arg_0 \dots, arg_n) \\ \mid \ \mathbf{if} \ E_0 \ \mathbf{then} \ B_0 \ [[\mathbf{elsif} \ E_1 \ \mathbf{then} \ B_1 \dots \ \mathbf{elsif} \ E_n \ \mathbf{then} \ B_n \ \mathbf{else} \ B_{n+1} \ ]\mathbf{end} \ \mathbf{if} \\ \mid \ \mathbf{while} \ E \ \mathbf{loop} \ B_0 \ \mathbf{end} \ \mathbf{loop} \ | \ \mathbf{oop} \ B_0 \ \mathbf{while} \ E \ \mathbf{by} \ B_1 \ \mathbf{loop} \ B_2 \ \mathbf{end} \ \mathbf{loop} \\ \mid \ \mathbf{case} \ E \ \mathbf{is} \ P_0 \rightarrow B_0 \ | \ \dots \ | \ P_n \rightarrow B_n \ | \ [\mathbf{any} \rightarrow B_{n+1}] \ \mathbf{end} \ \mathbf{case} \\ \mid \ \mathbf{var} \ X_0 \colon T_0 \dots, X_n \colon T_n \ \mathbf{in} \ B \ \mathbf{end} \ \mathbf{var} \\ \mid \ \mathsf{hide} \ G_0 \colon \Gamma_0 \dots, X_n \colon T_n \ \mathbf{in} \ B \ \mathbf{end} \ \mathbf{hide} \ | \ X \colon = \mathbf{any} \ T \ [\mathbf{where} \ E] \\ \mid \ \mathbf{par} \ G_0 \dots, G_n \ \mathbf{in} \ B_0 \ | \ \dots \ | \ | B_m \ \mathbf{end} \ \mathbf{par} \ | \ \mathbf{select} \ B_0 \ [] \dots \ [] \ B_n \ \mathbf{end} \ \mathbf{select} \\ \mid \ \Pi \ [G_0 \dots, G_n \ ] \ (arg_0 \dots, arg_n) \ | \ G(O_0 \dots, O_n) \\ arg ::= \ ! \ E \ | \ ?X \ | \ !?X \qquad O ::= \ [!] E \ | \ ?X \qquad P ::= X \ | \ C(P_1 \dots, P_n) \end{array}
```

Fig. 3: Excerpts of the LNT syntax

LNT programs can be verified using the toolbox CADP (Construction and Analysis of Concurrent Processes<sup>3</sup>) [9]. The LNT.OPEN tool translates LNT specifications into LTS suitable for on-the-fly exploration. CADP provides more than 42 tools for various kinds of analysis such as simulation, model checking, equivalence checking, compositional verification, test case generation, and performance evaluation. In particular, the EVALUATOR 4.0 model checker [16] allows one to verify temporal properties written in MCL (Model Checking Language), which extends the alternation-free  $\mu$ -calculus with generalized regular expressions, data-based constructs, and fairness operators.

#### 5 Model Transformation from GRL to LNT

This section is devoted to the translation from GRL to LNT. Due to space limitations, we do not give the complete formal translation <sup>4</sup>, but we outline its main principles. The correspondence between the main GRL constructs and how they are translated in LNT is summarized in Table 1. Data types, expressions, and algorithmic control structures (including nondeterministic choice and assignment) of GRL have a direct, one-to-one correspondence with their LNT counterparts.

Translation into LNT	
statements	
function invocation	
statement guarded by a gate (sequential composition)	
parameters and variables	
in parameter	
out parameter	
in parameter	
inout parameters and local variables	
local variable	
local variables and gate	
actors and systems	
function definition	
function call (if inside an actor)	
process definition and instantiation (if inside a system)	
process definition	
process instantiation	
process	

Table 1: Correspondence between GRL and LNT

<sup>3</sup> http://cadp.inria.fr

 $<sup>^4</sup>$  the formal description of the translation from GRL to LNT is available in http://convecs.inria.fr/doc/grl2lnt.pdf

Translation of Blocks. Each block in GRL has one definition and several instances, each instance having its own memory. Each block definition is systematically translated into an LNT function implementing one execution cycle of the block, i.e., computes outputs from inputs. For instance, LNT functions defined on lines 1-5 and lines 7-14 of Figure 4 correspond to blocks Block\_Timer\_BW and Out\_Controller of Figure 2, respectively. A block instance can be allocated inside another block or inside a system. In the first case, the block instance is governed by the pace of the enclosing block and interacts synchronously with other subblocks via input output data flows. In the second case, the block instance is a stand-alone system governed by its own pace and communicating asynchronously with other blocks through mediums. The block instance is translated into a process called wrapper process, described hereafter, which invokes the function corresponding to the block definition inside an infinite loop. For instance, the LNT process defined on lines 16-30 of Figure 4 corresponds to block instance Out\_Controller inside system Main (lines 32 and 36) in Figure 2.

The imperative style of LNT makes the translation from GRL blocks to LNT functions quite straightforward for most GRL constructs. The zero-delay assumption is granted for free, since LNT functions execute atomically. However, a main difficulty concerns the memory representation, since LNT has only local variables which lose their values between subsequent executions. To circumvent this limitation, we implement permanent variables using local variables declared and initialized in the wrapper process (parameter Out\_Controller\_B02\_Pre\_Input lines 18 and 20, Fig. 4). Those variables are propagated through inout parameters to functions corresponding to subblocks, transitively. Therefore, for each function corresponding to a block we have to synthesize the set of variables implementing the memory of the block in a bottom-up manner. For instance, parameters Pre\_Input and B02\_Pre\_Input (lines 1 and 7, Fig. 4) correspond to the permanent variable Pre\_Input (line 3, Fig. 2).

Synchronous composition of block instances is translated by sequential composition of calls to the corresponding LNT functions. A difficulty is the translation of unconnected parameters of the form "-" and "?-". For each input actual parameter "-" in the block invocation, the default value of the corresponding formal parameter is fetched and passed to the LNT function call. For each output actual parameter "?-" in the block invocation, an unused variable with the same type as the corresponding formal parameter is declared and passed to the LNT function call.

The translation of asynchronous composition is more subtle. Unlike GRL, which supports communication through variables, LNT processes are parameterized with typed gates through which data can be exchanged. To each GRL channel (set of parameters) of the block invocation is associated a set of local variables and a gate in the LNT definition process. Those variables are passed to the LNT function encapsulated inside the process. GRL channels of the form "\_, . . . , ? \_ " are ignored, since they do not require gate communication. For instance, to the GRL channel  $Out_Open_Cmd$  (lines 31 and 36, Fig. 2) is associated the LNT variable  $Open_Cmd$  (line 19, Fig. 4), which is received

```
1: function Block_Timer_BW (in Falling_Edge : Bool, in Rising_Edge : Bool, in Input : Bool, out
         Output : Bool, inout Pre_Input : Bool) is
  2:
             Output := (((Input \ \mathbf{and} \ \mathbf{not} \ (Pre\_Input)) \ \mathbf{and} \ Rising\_Edge)
  <u>3</u>:
                                     or ((not (Input) and Pre_Input) and Falling_Edge));
            Pre_Input := Input
  5: end function
  6:
7: function Out_Controller (in B02_Falling_Edge : Bool, in B02_Rising_Edge : Bool, in Open_Cmd
        : Bool, ..., inout B02_Pre_Input : Bool) is
var c1 : Bool in
  8:
  9:
 10:
                   eval Block_Or (Open_Cmd, Open_Distant_Cmd, ?c1);
                                     Block_Timer_BW
                                                                                  (B02_Falling_Edge, B02_Rising_Edge, c1,? Decrease_Counter,
                   eval
        !?B02_Pre_Input);
                  Door\_Open := Decrease\_Counter
 13:
              end var
 14: end function
 15:
 16: process Main_Out_Controller [Lock, Release : None, GATE_Out_Open_Cmd : CHANNEL_bool,
        GATE_Decrease_Counter_1 : CHANNEL_bool, ...] is
 17:
18:
19:
                   \mathbf{var} Out_Controller_B02_Pre_Input : Bool \mathbf{in}
                        var Open_Cmd : Bool, Decrease_Counter : Bool, ... in ...
20:
21:
22:
23:
24:
                        Out_Controller_B02_Pre_Input := false;
                       loop
                            Lock;
                            GATE_Out_Open_Cmd (?Open_Cmd);
                           GATE_Out_Open_Distant_Cmd (?Open_Distant_Cmd);
eval Out_Controller (Out_Controller_B02_Falling_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Rising_Edge,Out_Controller_B02_Risin
 25:
        Open_Cmd,?Door_Open,Open_Distant_Cmd,?Decrease_Counter,!?Out_Controller_B02_Pre_Input);
Open_Cma, r_Dool_Open, r_r
26: GATE_Out_Door_Open (Door_O
27: GATE_Decrease_Counter_1 (Dec
28: Release
29: end loop
30: end var end var end var end process
                            GATE_Out_Door_Open (Door_Open);
                            GATE_Decrease_Counter_1 (Decrease_Counter);
31:
32:
         process Medium_Buffer_Bit [GATE_Input : CHANNEL_bool, GATE_Output : CHANNEL_bool]
        (inout Buffer : Bool) is
33:
34:
35:
36:
37:
38:
39:
              \mathbf{var} \; \mathrm{Input} : \mathrm{Bool}, \mathrm{\overset{'}{O}utput} : \mathrm{Bool} \; \mathbf{in} \; \mathbf{select}
                       GATE_Input (?Input);
                       \mathbf{if} \ (\mathrm{Buffer} == \mathrm{Cst\_Bool\_Empty\_Buffer}) \ \mathbf{then} \ \mathrm{Buffer} := \mathrm{Input} \ \mathbf{else} \ \mathbf{null} \ \mathbf{end} \ \mathbf{if}
                        if (Buffer == Cst_Bool_Empty_Buffer) then Output := Cst_Bool_Default_Value
                       else Output := Buffer; Buffer := Cst_Bool_Empty_Buffer end if;
                        GATE_Output (!Output)
40: end sele
41: end process
                   end select end var
 42:
43: process Main_Med [GATE_Decrease_Counter_1 : CHANNEL_bool, GATE_Decrease_Counter_2
           CHANNEL_bool] is
44:
45:
46:
47:
              var Med_Buffer : Bool in
                   Med\_Buffer := Cst\_Bool\_Empty\_Buffer;
                       Medium_Buffer_Bit[GATE_Decrease_Counter_1,GATE_Decrease_Counter_2](!?Med_Buffer)
 48:
                  end loop
              end var
 50: end process
 52: channel CHANNEL_bool is (Bool) end channel
 53: process Mutex [Lock, Release : None] is loop Lock; Release end loop end process
```

Fig. 4: LNT code of the AMS (part 1)

through gate  $GATE\_Out\_Open\_Cmd$  (line 23, Fig. 4), and passed as input parameter to the encapsulated function call (line 25, Fig. 4). Since LNT gates are

typed by LNT channels, to each LNT gate corresponds an LNT channel defining its communication profile (i.e., number and types of the exchanged values). For instance, the type of the LNT gate  $GATE\_Out\_Open\_Cmd$  is  $CHANNEL\_bool$  (line 52, Fig. 4). Our translation ensures that the generated LNT channels are pairwise distinct.

The execution of the wrapper process can be summarized as follows. First, it initializes once and for all local variables representing the memory of the block under translation (lines 18 and 20, Fig. 4). Then, it performs cyclically (inside the infinite loop) the following steps (lines 21-29, Fig. 4): (1) data reception on gates corresponding to receive and input channels of the block (lines 23-24, Fig. 4), (2) call to the function corresponding to the block invocation (line 25, Fig. 4), (3) data emission on gates corresponding to output and send channels of the block (lines 26-27, Fig. 4).

Each execution of the synchronous cycle of a block produces a sequence of synchronizations between the process corresponding to the block and those corresponding to its connected mediums and environments (if any). According to the synchronous paradigm, this sequence is atomic. To prevent sequences of synchronizations corresponding to different blocks to interleave, we ensure mutual exclusion of the synchronization sequences using additional gates *Lock* (line 22, Fig. 4) and *Release* (line 28, Fig. 4) that start and finish each sequence, respectively. The process of the block is then synchronized on those gates with the process *Mutex* defined on line 53 of Figure 4.

Note that our translation does not preserve exactly the GRL semantics, since to one transition in the GRL semantics corresponds a sequence of transitions in the LNT semantics. However, there is a clear correspondence between the LTS obtained from the formal semantics of GRL and the one obtained by applying the translation into LNT described above. The label of the GRL transition can be reconstructed from the labels of the atomic sequence of LNT transitions. As an illustration, consider an invocation of the block  $Out\_Controller$  with parameters  $Out\_Open\_Cmd$  and  $Out\_Open\_Distant\_Cmd$  both set to false. The LTS corresponding to the formal semantics of GRL associates the following transition to one execution of the block:

$$\underbrace{0 \ \ \frac{Out\_Controller(false;?false)\{false;?false\}}{}} \underbrace{1}$$

The LTS corresponding to the formal semantics of LNT, obtained after translation, associates the following sequence of transitions to one execution of the block:

$$\underbrace{0} \xrightarrow{Lock} \underbrace{1} \xrightarrow{GATE\_Out\_Open\_Cmd} ! \text{ false}}_{GATE\_Out\_Open\_Distant\_Cmd} ! \text{ false}} \underbrace{3}$$

$$\underbrace{GATE\_Out\_Door\_Open}_{Open} ! \text{ false}}_{GATE\_Decrease\_Counter\_1} ! \text{ false}}_{GATE\_Decrease\_Counter\_1} \underbrace{5}_{GATE\_Decrease\_Counter\_1}$$

**Translation of Mediums.** Unlike a block definition, a medium definition cannot be translated into an LNT function due to the occurrence of nondeterministic statements and signal statements enabling asynchronous communication. Thus, it is directly translated into an LNT process. For instance, the LNT process

```
process Main [GATE_Decrease_Counter_1, GATE_Decrease_Counter_2 : CHANNEL_bool,...] is
55:
      hide Lock, Release : None, ... in
56:
57:
58:
         par GATE_Decrease_Counter_2, GATE_Decrease_Counter_1, ... in
           par Lock, Release in
              Mutex Lock, Release
59:
60:
61:
62:
                \label{lem:main_In_Controller} \ [...,\ GATE\_Decrease\_Counter\_2,\ Lock,\ Release]
                || Main_Out_Controller [..., GATE_Decrease_Counter_1, Lock, Release]
6\overline{3}:
             end par
64:
           end par
66:
67:
               Main_Med [GATE_Decrease_Counter_1, GATE_Decrease_Counter_2]
68.
69:
           end par
70:
71:
         end par
       end hide
72: end process
```

Fig. 5: LNT code of the AMS (part 2)

defined on lines 32-41 of Figure 4 corresponds to medium  $Medium\_Buffer\_Bit$  of Figure 2. GRL channels are translated similarly to those in block instances, except that even unconnected channels are represented. Permanent variables are translated similarly to those in block definitions. A signal statement of the form "on  $X_0$ ,..., $X_n \rightarrow I$ " is translated into a sequential composition of: (1) reception of messages on the gate corresponding to the channel " $X_0$ ,..., $X_n$ " and (2) a translation of the statement "I" (lines 34-35, Fig. 4). A signal statement of the form "on  $?X_0$ ,..., $?X_n \rightarrow I$ " is translated into a sequential composition of: (1) a translation of the statement "I" and (2) emission of messages on the gate corresponding to the channel " $X_0$ ,..., $X_n$ " (lines 37-39, Fig. 4). Similarly to block instances at system level, to each medium instance (necessarily occurring inside a system) is associated an LNT process. For instance, the LNT process defined on lines 43-50 of Figure 4 corresponds to medium instance Med inside system Main (lines 33 and 39, Fig. 2). This process encapsulates the LNT process corresponding to the medium definition inside an infinite loop.

Translation of Systems. A system is translated into a process inside which are composed in parallel the processes corresponding to the various block and medium instances of the system. For instance, the LNT process defined on lines 54-72 Figure 5 corresponds to the system *Main* (lines 31 and 40, Fig. 2). The process is parameterized with gates declared in two ways. Gates declared in the process profile (line 54, Fig. 5) are visible in the corresponding LTS and represent parameters that are declared in the GRL system profile. Gates declared using the hide construct (line 55, Fig. 5) are not be visible in the corresponding LTS and represent the GRL parameters declared as temporary variables in the system.

Instance processes corresponding to actors are composed in parallel and encapsulated inside the process corresponding to the system (lines 56-70, Fig. 5). Blocks are composed in parallel in pure interleaving (lines 60-63, Fig. 5). Each instance process of a block synchronizes with process *Mutex* on gates *Lock* and

Release (lines 57-64, Fig. 5). Similarly to instance processes of blocks, instance processes of mediums are composed in pure interleaving (lines 66-69, Fig. 5).

#### 5.1 Tool support

We developed a tool named GRL2LNT using the Syntax/Traian Lotos NT compiler construction technology [8]. It consists of about 30,000 lines of code and translates GRL specifications into LNT specifications. Additionally, we developed a tool named GRL.OPEN which encapsulates GRL2LNT and calls the LNT.OPEN tool, to connect GRL to all the on-the-fly verification tools of CADP.

GRL2LNT and GRL.OPEN have been tested on a benchmark of about 120 GRL specification files (including examples of controller applications provided by Crouzet) totalizing about 7,000 lines of code. Some specifications also include external C and LNT code, as supported by GRL. The generated files consist of about 18,000 lines of LNT code and each LNT file is on average 2.5 times larger (in lines of code) than the GRL file. This linear expansion is due mainly to channel declarations and to the fact that each GRL actor is translated into more than one LNT process or function.

#### 6 Functional Verification

We used GRL.OPEN together with the GENERATOR tool of CADP to build the LTS corresponding to each controller and to the whole AMS. The translation from GRL to LNT is instantaneous. The LTS of the entrance controller, the exit controller, and the global system have respectively 4,260,680 states and 6,554,895 transitions, 129 states and 183 transitions, and 13,797,737 states and 17,238,978 transitions and are generated in 30 seconds, 3 seconds, and 190 seconds on a Intel Xeon W3550 (3.07GHz, 8GB RAM) running Linux.

Some behavioural abstractions on the global model were necessary to make it suitable for model checking without loss of accuracy: the body of some blocks has been simplified, the yellow light is not kept on for several cycles, and some timers have been removed.

We have written a set of safety and liveness properties which we have extracted from the example description in natural language. In a first step, we specified a collection of properties that each controller should satisfy (13 safety and liveness properties). As an illustration, the following MCL safety property ensures that the gate controlled by the exit controller should not open less than five cycles. It has the form "[R] false" where R is a regular expression, and it evaluates to true if no execution sequence matches R. Here, it states that between two states where the gate is not open, there cannot be one to four cycles where the gate is open. The regular expression inside the brackets describes the entire execution cycle of the controller.

This property evaluates to true in 4 seconds, using 4MB of memory.

In a second step, we specified a collection of properties that the network of controllers should satisfy (8 safety and liveness properties). As an illustration, the following MCL safety property ensures that the switch from red light to green light should not be possible if no open order on the exit gate has been received. It states that there is no execution path from red light to green light without an opening of the exit gate.

```
 \label{eq:continuous} $$ \{ GATE\_RED\_LIGHT! true \} . (not(\{GATE\_OUT\_DOOR\_OPEN! true \})) *. \{ GATE\_GREEN\_LIGHT! true \} ] $$ false $$ $$
```

This property evaluates to true in 520 seconds using 4KB of memory.

Note that the medium implemented in this example is very simple and does not ensure that a message will eventually reach its destination. For example, we could have expected the following to be correct: when a car leaves the parking, the green light eventually turns on. This can be checked with the following MCL liveness property, which has the form "[R] inev(A)" where R is a regular expression and A is an action, and evaluates to true if every execution sequence matching R ends in a state from which A is inevitably reachable.

```
[true*.{GATE_OUT_DOOR_OPEN!true}] inev({GATE_GREEN_LIGHT!true})
```

This property evaluates to false in 2 seconds using 4MB of memory. It means that a requirement is missing in the initial specification.

#### 7 Conclusion

We have presented an approach for the formal modelling and verification of GALS systems. These systems are complex and have to be analysed in powerful verification frameworks specifically designed to model asynchrony and nondeterminism. Contrary to other approaches that combine two different languages for the synchronous part and the asynchronous part [6, 10], we use a unified language named GRL, specifically designed to model the heterogeneous behaviour of GALS systems.

We proposed a translation of GRL specifications into LNT, one of the input languages of the CADP toolbox. This allows the designers of GALS systems to apply all the state-of-the-art verification tools available in CADP to analyse GRL specifications. We automated the translation in the tool GRL2LNT, which has been tested on a large number of examples.

GRL and GRL2LNT represent a step forward to enhance industrial design flows with asynchronous verification tools. We try to address a lack of approaches dealing with asynchronous concurrency in the industry of GALS systems. This lack is at least twofold: (1) asynchronous concurrency is intrinsically more complex than synchronous concurrency and (2) asynchronous verification tools are expensive to integrate in industrial frameworks [7]. Our approach aims at keeping industrial frameworks as they are and enhance them with both automatic connections to asynchronous frameworks and user-friendly analysis interfaces. We believe that it is cost effective compared to approaches based on complex refinement algorithms [17] or automatic generation of distributed implementations [11], since our approach does not require drastic shift in the design flow.

We are currently enriching the GRL framework with reusable libraries modelling basic function blocks as well as communication protocols used in the GALS community such as LTTA [2] and Modbus. Also, in collaboration with Crouzet engineers, we seek to automate the generation of GRL specifications from the *em4soft* design software. We also study the design of a user-friendly property language to make model checking easily accessible by industrial designers.

#### References

- A. Benveniste, B. Caillaud, and P. Le Guernic. From synchrony to asynchrony. Springer, 1999.
- A. Benveniste, P. Caspi, P. Le Guernic, H. Marchand, J.-P. Talpin, and S. Tripakis. A protocol for loosely time-triggered architectures. In *Proc. of Embedded Software*. Springer, 2002.
- L.P. Carloni and A.L. Sangiovanni-Vincentelli. A framework for modeling the distributed deployment of synchronous designs. FMSD, 28(2):93-110, 2006.
- D. Champelovier, X. Clerc, H. Garavel, Y. Guerte, V. Powazny, F. Lang, W. Serwe, and G. Smeding. Reference manual of the LOTOS NT to LOTOS translator, 2011.
- 5. D.M. Chapiro. Globally-asynchronous locally-synchronous systems, 1984.
- F. Doucet, M. Menarini, I.H. Krüger, R. Gupta, and J.-P. Talpin. A verification approach for GALS integration of synchronous components. *ENTCS*, 146(2):105– 131, 2006.
- 7. H. Garavel. Reflections on the future of concurrency theory in general and process calculi in particular. *ENTCS*, 209, 2008.
- 8. H. Garavel, F. Lang, and R. Mateescu. Compiler construction using LOTOS NT. In *Proc. of CC*. Springer, 2002.
- 9. H. Garavel, F. Lang, R. Mateescu, and W. Serwe. CADP 2011: a toolbox for the construction and analysis of distributed processes. *STTT*, 15(2):89–107, 2013.
- 10. H. Garavel and D. Thivolle. Verification of GALS systems by combining synchronous languages and process calculi. In *Proc. of SPIN*. Springer, 2009.
- A. Girault and C. Ménier. Automatic production of globally asynchronous locally synchronous systems. In *Embedded Software*. Springer, 2002.
- 12. N. Halbwachs and S. Baghdadi. Synchronous modelling of asynchronous systems. In *Proc. of Embedded Software*. Springer, 2002.
- 13. F. Jebali, F. Lang, and R. Mateescu. GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems. *Proc. of ICFEM*, 2014.

- F. Jebali, F. Lang, and R. Mateescu. GRL: A specification language for Globally Asynchronous Locally Synchronous systems (syntax and formal semantics). Research report RR-8527, INRIA, 2014.
- Avinash Malik, Alain Girault, and Zoran Salcic. Formal semantics, compilation and execution of the GALS programming language DSystemJ. Parallel and Distributed Systems, 2012.
- 16. R. Mateescu and D. Thivolle. A model checking language for concurrent value-passing systems. In *Proc. of FM*. Springer, 2008.
- S.P. Miller, M.W. Whalen, D. O'Brien, M.P. Heimdahl, and A. Joshi. A methodology for the design and verification of globally asynchronous/locally synchronous architectures. 2005.
- M. R. Mousavi, P. Le Guernic, J.P. Talpin, S. K. Shukla, and T. Basten. Modeling and validating globally asynchronous design in synchronous frameworks. In *Proc.* of DATE. IEEE, 2004.
- 19. J. Proença, D. Clarke, E. De Vink, and F. Arbab. Dreams: a framework for distributed synchronous coordination. In *Proc. of the ACM Symp. on Applied Computing.* ACM, 2012.
- 20. S. Ramesh, S. Sonalkar, V. Dsilva, N. Chandra, and B. Vijayalakshmi. A toolset for modelling and verification of gals systems. In *Proc. of CAV*. Springer, 2004.
- 21. M. Singh and M. Theobald. Generalized latency-insensitive systems for single-clock and multi-clock architectures. In *Proc. of DATE*. IEEE, 2004.
- H. Yu, Y. Ma, Y. Glouche, J.-P. Talpin, L. Besnard, T. Gautier, P. Le Guernic, A. Toom, and O. Laurent. System-level co-simulation of integrated avionics using Polychrony. In *Proc. of the ACM Symp. on Applied Computing*. ACM, 2011.