# Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs 

Ian O'Connor, Ilham Hassoune, David Navarro

## To cite this version:

Ian O'Connor, Ilham Hassoune, David Navarro. Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs. 19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.97-113, 10.1007/978-3-642-12267-5_6. hal-01054269

HAL Id: hal-01054269
https://inria.hal.science/hal-01054269
Submitted on 5 Aug 2014

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. publics ou privés.

Distributed under a Creative Commons Attribution 4.0 International License

# Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs 

Ian O'Connor, Ilham Hassoune and David Navarro<br>University of Lyon, Lyon Institute of Nanotechnology UMR 5270<br>Ecole Centrale de Lyon<br>36 avenue Guy de Collongue, F-69134 Ecully cedex, France<br>ian.oconnor@ec-lyon.fr


#### Abstract

This work presents a new style of gate-level reconfigurable cells based on the double-gate (DG) MOSFET device. The proposed dynamic- and static-logic cells demonstrate significant gate area reductions compared to conventional CMOS lookup table (LUT) techniques (between $80-95 \%$ ) while configuration memory requirements are also reduced (up to $60 \%$ ). Simulation results show that it can be used either in low power reconfigurable applications (up to $90 \%$ power reduction is possible) or for speeds comparable to those of CMOS-LUTs.


## Introduction

The necessary structuring of the projected tens of billions of elementary, unreliable, nanometric devices to achieve the computing capacities necessary for future software applications will lead to the emergence of reconfigurable platforms as the principal computing fabric before the end of the next decade. The reconfigurable approach allows volume manufacturing and reduces the impact of the evolution of mask costs, projected to move above the $\$ 10 \mathrm{M}$ mark in 2010 [1]; can efficiently cover a broad range of applications while exceeding performance levels of programmable systems; and couples naturally to fault-tolerant design techniques for robust architectures.

Gate-level, or fine-grain, reconfigurability enables benefits in terms of silicon real estate, since it makes it possible to reduce the number of logic cells necessary to implement a given switching function (in comparison to the implementation of these functions with conventional logic). It also makes it possible to simplify the interconnect network, reducing area and the parasitic capacitances due to routing. It can thus be expected to reduce dynamic power dissipation and improve speed. These two performance metrics are often the weak points of the various types of reconfigurable circuits (FPGA, coarse-grain reconfigurable systems) compared to "full-custom" solutions.

While CMOS device scaling has led to increasingly better performances, higher packing density and lower cost per device, short channel effects have become difficult to control [1]. To pursue performance improvement in conventional planar bulk CMOS devices, channel doping will have to be increased with scaling to almost impossibly high values, which will cause a reduction in mobility and high leakage
current (and static power dissipation) due to band-to-band tunneling between the drain and the bulk. Also, the total number of dopants in the channel for very small MOSFETs is increasingly low, resulting in extremely high fluctuataions in the number of dopants, and hence unacceptably large statistical variation of the threshold voltage. These difficulties, especially power dissipation and variability, have introduced the need for new device architectures and the emergence of structures with improved and more flexible electrostatic control of the channel.

Ultra-thin body, fully depleted (UTB FD) SOI MOSFETs represent one solution where channel doping is relatively low; in these devices, the threshold voltage can be set by adjusting the work function of the gate electrode, rather than by doping the channel as in planar bulk MOSFETs. Metal gate electrodes with work functions tunable within a few hundred meV above and below midgap should be used to set the threshold voltage to the desired values. Single gate SOI MOSFETs are projected for 2010 for high-performance logic. Multiple-gate, ultra-thin body, fully depleted MOSFETs, in both planar (DG MOSFET) and vertical dispositions (FinFET), are both more complex and more scalable, and are projected to be implemented in 2011 for high-performance logic.

The Double-Gate (DG) MOSFET on FD SOI technology is known as a promising advanced device which, thanks to the double-gate structure, is expected to overcome drawbacks of the conventional MOSFET in nanometric technologies. Compared to its counterpart single gate FD SOI MOSFET, the DG SOI MOSFET reduces the short channel effects and improves the sub-threshold slope and drive current [2][3][4] while benefiting from the advantages of FD SOI technology. These include reduced latchup, reduced parasitic source and drain capacitances, smaller sensitivity to temperature variation and reduced leakage current [5]. The double-gate structure allows independent switching of the gates or dynamic adjusting of the threshold voltage. In more conventional (single gate) device structures, a dynamic Vth variation can be achieved by varying the body or back gate voltage for bulk and fully depleted SOI devices respectively. However, since all devices share the same well or substrate (for bulk devices) or the same back-gate (for single gate FD SOI devices), dynamic Vth variation for individual transistors is either highly impractical or impossible to achieve.

Partially depleted SOI devices are better suited to dynamic adjustment of the threshold voltage since the body is isolated and can thus be contacted to a separate bias potential per device. However, double gate SOI MOSFETs offer the same flexibility as PD SOI single gate MOSFETs with regard to this dynamic Vth adjustment. Moreover, it has been demonstrated that an independent control of front and back gates can be exploited to reduce both dynamic power and sensing delay in a sense amplifier design [6]. It can also be used to merge parallel transistors [7] and thus reduce dynamic power through the reduction of parasitic capacitance, as well as static power. Furthermore, designers can choose between different types (symmetric or asymmetric [3]) of DG MOSFET devices, in order to make the threshold voltage tailored to the requirements of circuit operation. This makes it well-suited for some leakage power management circuit techniques commonly used in digital circuit design. Furthermore, it allows consideration of new design approaches. However, all these advantages come at the expense of a higher switching gate capacitance (in the
case of the connected gates scheme) and a die area penalty compared to the single gate device.

Such devices enable designers to achieve improved density, power and speed metrics [3][4][7][8] in logic cells. Further, with four accessible terminals, these devices also offer the opportunity to design novel building blocks exploiting the additional terminal for reconfigurability purposes [9]. In this work, we cover the principles of the design of $m$-input DG MOSFET reconfigurable cells in both dynamic- and static-logic forms. These principles are applied to the design of 2-input cells, and the simulated results are then compared to those of conventional CMOS LUT techniques.

## Generic $\boldsymbol{m}$-input reconfigurable cell

The main tenet of our approach lies in the construction of cells containing n - and p networks for which the data-switching properties can be modified with control voltages applied to the back gates of DGMOS transistors. This dynamically modifies the threshold voltage of individual devices. The behavior of an n-type DGMOS device according to the applied back gate voltage can be roughly described as follows:

- when a sufficiently positive voltage $\mathrm{V}^{+}$is applied, the device is always on (regardless of front gate voltage). In other terms, the threshold voltage is lowered to below the lowest voltage applied to the front gate (e.g. logic " 0 ").
- when 0 V is applied, normal operation is achieved, i.e. device switching depends on the front gate voltage.
- when a sufficiently negative voltage $\mathrm{V}^{-}$is applied, the device is always off (regardless of front gate voltage). In other terms, the threshold voltage is raised to above the highest voltage applied to the front gate (e.g. logic "1").
This behavior is shown in simulations for both n-type and p-type devices in Figure 1. These simulations are for individual devices with $\mathrm{W} / \mathrm{L}=0.25 \mu \mathrm{~m} / 0.13 \mu \mathrm{~m}$ with 1.2 nm front- and back-gate oxide thicknesses, and use a double-gate FD-SOI/CMOS technology model implemented in Verilog-A. This explicit analytical charge-based compact model of independent double gate MOSFET devices is based on Poisson and field continuity equations and demonstrates $<2 \%$ drain current value error with respect to Atlas simulations over all regions of operation and for both long and short channel devices. It has also been extensively validated against experimental device characteristics. Further details of the model are outside the scope of this work and can be found in [10].

For certain branches it is necessary to use asymmetric devices to achieve a dominant influence of the control voltage on the transistor behavior. Previous work in this field [9] has been inconclusive since only symmetric devices were used, resulting in a circuit structure with limited functionality and unsatisfactory performance. Asymmetric devices provide additional degrees of freedom and can be achieved with different oxide thicknesses or different gate workfunctions (i.e. with different gate metals). Our work is based on the former approach, with front-gate oxide thickness $\mathrm{T}_{\mathrm{oxf}}=2.5 \mathrm{~nm}$ or 5 nm (depending on the degree of asymmetric control required -
increasing the oxide thickness also increases leakage current) and back-gate oxide thickness $\mathrm{T}_{\text {oxb }}=1.2 \mathrm{~nm}$. Simulated $\mathrm{I}_{\mathrm{ds}}-\mathrm{V}_{\mathrm{gs}}$ characteristics show (for an N-type device of the previously cited dimensions with $\mathrm{T}_{\mathrm{oxf}}=2.5 \mathrm{~nm}, \mathrm{~V}_{\mathrm{bgn}}=0 \mathrm{~V}$ ) a slight ( $15 \%$ ) increase in $\mathrm{I}_{\text {off }}$, and a more significant ( $45 \%$ ) decrease in $\mathrm{I}_{\text {on }}$. Again, the model used has been extensively corroborated against technology simulations.


Fig. 1. $\log \mathrm{I}_{\mathrm{ds}}-\mathrm{V}_{\mathrm{gs}}$ plot of n-type and p-type DGMOS model with independent gate control

## Dynamic-logic reconfigurable cell DG-DLRC

The general principle for building an $m$-bit dynamic-logic reconfigurable cell (DGDLRC) is shown in Figure 2. This novel structure uses n-type dynamic logic, where a switching network composed of n-type devices is sandwiched between clocked precharge and evaluation switches ( $\mathrm{M}_{\mathrm{pc}}$ and $\mathrm{M}_{\mathrm{ev}}$ respectively), and allows conditional discharge of the output node $F$ during the evaluation phase. The n-type device network that realizes the logic functions is composed of:

- one branch containing a stack of $m$ symmetric DG MOSFETs
- (m-1) branches each containing a single asymmetric DG MOSFET (with $T_{o x f}>$ $\left.T_{\text {oxb }}\right)$.
The front gates of these devices are controlled by the $m$ logic inputs. 2(m-1) control signals are applied to the back gates to configure the logic function dynamically.


Fig. 2. Generic DGMOS dynamic-logic reconfigurable cell (DG-DLRC)
Dynamic logic is generally more compact (in terms of device count) than static complementary logic when implementing complex logic functions, since it does not require a complementary p-device network and thus demonstrates reduced total parasitic capacitance and silicon area, in particular for cells with a large number of inputs. However, this approach requires clock lines and imposes more stringent constraints on device off currents, since leakage leads to a deterioration of calculated results.

A simple set of configuration codes (i.e. back-gate voltage sets) can be applied to configure an $m$-input reconfigurable cell to a particular logic function from those available (NAND, NOR, INV). After having identified the type of function, the presence of each input $\mathrm{D}_{\mathrm{x}}(\forall x \in\{2, m\})$ is evaluated, enabling the corresponding configuration codes $\left\{\mathrm{C}_{\mathrm{xa}}, \mathrm{C}_{\mathrm{xb}}\right\}$ to be extracted from Table 1 .

Table 1. General configuration code table for $m$-input DG-DLRC

| Function | $\mathrm{D}_{\mathrm{x}}$ present in expression |  | $\mathrm{D}_{\mathrm{x}}$ absent from expression |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{C}_{\text {xa }}$ | $\mathrm{C}_{\mathrm{xb}}$ | $\mathrm{C}_{\mathrm{xa}}$ | $\mathrm{C}_{\mathrm{xb}}$ |
| NAND | 0 | V- | $\mathrm{V}^{+}$ | V- |
| NOR | V ${ }^{1}$ | 0 | V | V |
| INV | V | 0 | V | V |

For the NAND-configuration, 0 V is applied to $\mathrm{C}_{\mathrm{xa}}$ such that transistor $\mathrm{M}_{\mathrm{xa}}$ operates as a normal $n$-transistor (i.e. on or off for $D_{x}$ equal to logic " 1 " or " 0 " respectively) when $D_{x}$ is present in the expression. If $D_{x}$ is not in the expression, then transistor $M_{x a}$ is turned completely on with $\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{+}$. Independently of the presence of $\mathrm{D}_{\mathrm{x}}$ in the expression, $\mathrm{V}^{-}$is applied to $\mathrm{C}_{\mathrm{xb}}$ to turn transistor $\mathrm{M}_{\mathrm{xb}}$ off (regardless of the logic value

[^0]of $D_{x}$ ). An asymmetric device must be used for $\mathrm{M}_{\mathrm{xb}}$ to increase the front-gate threshold voltage and thus enable complete turn-off in the NAND-configuration. The value of $\mathrm{V}^{-}$must be chosen with respect to the gate breakdown voltage limitation. The resulting effective threshold voltage is chosen such that the functionality of the NAND-configuration is met without affecting that of the NOR or INV configurations.

In the NOR-configuration and when $\mathrm{D}_{1}$ is present in the expression, $\mathrm{V}^{+}$is applied to $\mathrm{C}_{\text {ха }}$ in order to significantly decrease the threshold voltage of $\mathrm{M}_{\mathrm{xa}}$ and turn it completely on, regardless of the logic state of the signal at the front gate. If $\mathrm{D}_{1}$ is not in the expression, then transistor $\mathrm{M}_{\mathrm{xa}}$ must be turned off with $\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{-}$. If $\mathrm{D}_{\mathrm{x}}$ is in the expression, then 0 V is applied to $\mathrm{C}_{\mathrm{xb}}$ for normal operation of transistor $\mathrm{M}_{\mathrm{xb}}$, otherwise $\mathrm{M}_{\mathrm{xb}}$ is turned off with $\mathrm{C}_{\mathrm{xb}}=\mathrm{V}^{-}$.

In the INV-configurations, a single branch is activated to switch with $\mathrm{D}_{1}$ only (by turning $\mathrm{M}_{\mathrm{xa}}$ completely on with $\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{+}$, and turning $\mathrm{M}_{\mathrm{xb}}$ completely off with $\mathrm{C}_{\mathrm{xb}}=\mathrm{V}^{-}$) or with $D_{x}$ only (by turning $M_{x a}$ completely off with $C_{x a}=V^{-}$, and selecting normal operation with $\mathrm{M}_{\mathrm{xb}}$ by applying $\mathrm{C}_{\mathrm{xb}}=0$ ). For the latter operation, it is also possible to use $C_{x a}=0 V$ to include $M_{x a}$ in switching with $D_{x}$ (all other control voltages in this branch should then be set to $\mathrm{V}^{+}$), but this results in non-deterministic timing behavior (since the drive strength depends on the state of $D_{1}$ ).

## Static-logic reconfigurable cell DG-SLRC

Static logic styles generally feature better noise immunity than dynamic logic, and thus are well-suited to applications that require resistance to harsh environments. The novel $m$-bit static-logic reconfigurable cell structure (DG-SLRC) is shown in Figure 3. In addition to the $n$-device branch described in the previous section, DG-SLRC requires a p-device branch composed of:

- one network containing $m$ parallel asymmetric DG MOSFETs (with $T_{o x f}>T_{o x b}$ )
- a stack of (m-1) symmetric DG MOSFETs.


Fig. 3. Generic DGMOS static-logic reconfigurable cell (DG-SLRC)
As before, the front gates of these devices are controlled by the $m$ logic inputs. $4(m-1)$ control signals are applied to the back gates in order to configure the logic function at the output dynamically. The configuration codes $\left\{\mathrm{C}_{\mathrm{xa}}, \mathrm{C}_{\mathrm{xb}}\right\}$ to be extracted for the various functions are given in Table 2.

Table 2. General configuration code table for $m$-input DG-SLRC

| Function | $\mathbf{D}_{\mathbf{x}}$ present in expression |  |  |  | $\mathbf{D}_{\mathbf{x}}$ absent from expression |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{C}_{\mathrm{xa}}$ | $\mathbf{C}_{\mathbf{x b}}$ | $\mathbf{C}_{\mathbf{x c}}$ | $\mathbf{C}_{\mathbf{x d}}$ | $\mathbf{C}_{\mathrm{xa}}$ | $\mathbf{C}_{\mathrm{xb}}$ | $\mathbf{C}_{\mathbf{x c}}$ | $\mathbf{C}_{\mathrm{xd}}$ |
| NAND | 0 | $\mathrm{~V}^{-}$ | $\mathrm{V}^{+}$ | 0 | $\mathrm{~V}^{+}$ | $\mathrm{V}^{+}$ | $\mathrm{V}^{+}$ | 0 |
| NOR | $\mathrm{V}^{-}{ }^{2}$ | 0 | $\mathrm{~V}^{+}$ | $\mathrm{V}^{+}$ | $\mathrm{V}^{-}{ }^{2}$ | $\mathrm{~V}^{-}$ | $0^{2}$ | 0 |
| INV | $\mathrm{V}^{-}$ | 0 | 0 | $\mathrm{~V}^{+}$ | $\mathrm{V}^{-}{ }^{2}$ | $\mathrm{~V}^{-}$ | $\mathrm{V}^{+}$ | 0 |

In the NAND-configuration and when $D_{x}$ is present in the expression, 0 V is applied to $\mathrm{C}_{\mathrm{xa}}$ for normal operation of transistor $\mathrm{M}_{\mathrm{xa}}$, while $\mathrm{V}^{-}$is applied to $\mathrm{C}_{\mathrm{xb}}$. Since $\mathrm{M}_{\mathrm{xb}}$ is asymmetric, this device is turned completely off, regardless of the value of $\mathrm{D}_{\mathrm{x}}$. $\mathrm{V}^{+}$is applied to $\mathrm{C}_{\mathrm{xc}}$ for normal operation of $\mathrm{M}_{\mathrm{xc}}$, while 0 V is applied to $\mathrm{C}_{\mathrm{xd}}$ in order to turn $\mathrm{M}_{\mathrm{xd}}$ on regardless of the value of $\mathrm{D}_{\mathrm{x}}$. If $\mathrm{D}_{\mathrm{x}}$ is not present in the expression, then $\mathrm{M}_{\mathrm{xa}}$ is turned completely on $\left(\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{+}\right)$and $\mathrm{M}_{\mathrm{xb}}$ completely off $\left(\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{-}\right)$. Here again, 0 V is applied to $\mathrm{C}_{\mathrm{xd}}$ in order to turn $\mathrm{M}_{\mathrm{xd}}$ on regardless of the value of $\mathrm{D}_{\mathrm{x}} . \mathrm{V}^{+}$is applied to $\mathrm{C}_{\mathrm{xc}}$; this voltage does not ensure that the p-type DG MOSFET $\mathrm{M}_{\mathrm{xc}}$ is switched completely off, although the off-state is nearly reached due to the

[^1]asymmetric structure of $\mathrm{M}_{\mathrm{xc}}$ with high $\mathrm{T}_{\mathrm{oxf}}$. However, this situation means that power performance is likely to be poor, and the output logic "0" level is degraded (simulation results in the 2 -input case show 60 mV ). To avoid this, the strength (i.e. $\mathrm{W} / \mathrm{L}$ ) of $\mathrm{M}_{\mathrm{xc}}$ must be reduced.

In the NOR-configuration and when $\mathrm{D}_{1}$ is present in the expression, $\mathrm{V}^{+}$is applied to $\mathrm{C}_{\mathrm{xa}}$ in order to ensure $\mathrm{M}_{\mathrm{xa}}$ is always on, while 0 V is applied to $\mathrm{C}_{\mathrm{xb}}$ for normal operation of transistor $M_{x b}$ (if $D_{x}$ is in the expression; otherwise $M_{x b}$ is turned off with $\mathrm{C}_{\mathrm{xb}}=\mathrm{V}^{-}$). If $\mathrm{D}_{1}$ is not in the expression, then transistor $\mathrm{M}_{\mathrm{xa}}$ must be turned off and $\mathrm{V}^{-}$is applied to $\mathrm{C}_{\mathrm{xa}}$. In the p-device network, $\mathrm{V}^{+}$is applied to $\mathrm{C}_{\mathrm{xc}}$ to approach the off-state of $M_{x c}$ if $D_{1}$ is in the expression $\left(C_{x c}=0 V\right.$ and $M_{x c}$ is completely on if not) and $V^{+}$is applied to $C_{x d}$ for normal operation of $\mathrm{M}_{\mathrm{xd}}$ (if $\mathrm{D}_{\mathrm{x}}$ is in the expression; otherwise $\mathrm{M}_{\mathrm{xd}}$ is turned on with $\mathrm{C}_{\mathrm{xd}}=0 \mathrm{~V}$ ).

In the INV-configurations, a single branch is activated to switch with $\mathrm{D}_{1}$ only or with $D_{x}$ only. In the first case, in the $n$-device network $M_{x a}$ is turned completely on with $\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{+}$, and $\mathrm{M}_{\mathrm{xb}}$ completely off with $\mathrm{C}_{\mathrm{xb}}=\mathrm{V}^{-}$; while in the p -device network we apply $\mathrm{C}_{\mathrm{xd}}=0 \mathrm{~V}$ to turn $\mathrm{M}_{\mathrm{xd}}$ completely on, and $\mathrm{C}_{\mathrm{xc}}=\mathrm{V}^{+}$to approach the off-state for $M_{x c}$. In the second case, we turn $M_{x a}$ completely off with $C_{x a}=V^{-}$, and select normal operation for $\mathrm{M}_{\mathrm{xb}}$ by applying $\mathrm{C}_{\mathrm{xb}}=0 \mathrm{~V}$ in the n -device network; while in the p-device network we set $\mathrm{C}_{\mathrm{xd}}=\mathrm{V}^{+}$to achieve $\mathrm{D}_{\mathrm{x}}$-dependent switching, and $\mathrm{C}_{\mathrm{xc}}=0 \mathrm{~V}$ to turn $\mathrm{M}_{\mathrm{xc}}$ completely on.

## Tests with two-input DG-XLRC

In this section we consider the implementation, in both dynamic- and static-logic forms, of the previously presented reconfigurable cell in its 2-input form. The design of the cells was based on the double-gate FD-SOI/CMOS technology model mentioned earlier, and simulations were performed throughout with a calculation rate of $50 \mathrm{Mbit} / \mathrm{s}$ (i.e. data period=20ns), using signal rise and fall times of 40 ps . The load capacitance considered was 5 fF .

## Two-input DG-DLRC

Figure 4 illustrates the 2-input reconfigurable cell (with logic inputs $D_{1}=A$ and $\mathrm{D}_{2}=\mathrm{B}$ ), implemented with DG devices and based on dynamic logic [11]. Transistors $M_{1}, M_{4}$, and $M_{5}$ depict symmetric DG devices (i.e. symmetric oxide thicknesses and workfunctions for the front and back gates) with connected front and back gates. Transistor $\mathrm{M}_{2}$ depicts a symmetric DG device, while transistor $\mathrm{M}_{3}$ depicts an asymmetric DG device. Both $\mathrm{M}_{2}$ and $\mathrm{M}_{3}$ use independent gate control. For this mixed (symmetric and asymmetric devices) cell denoted DG-DLRC_mixed, asymmetric biasing is used with $\left\{\mathrm{V}^{+}, \mathrm{V}^{-}\right\}=\{1.0 \mathrm{~V},-0.5 \mathrm{~V}\}$.

Another variant of the cell, DG-DLRC_asymm, uses only asymmetric DG MOSFETs. The use of the same device type in the cell can be more convenient since it eases circuit fabrication. In this case, $\mathrm{V}_{\mathrm{dd}}=0.6 \mathrm{~V}$ to achieve symmetric gate biasing on $\mathrm{C}_{2 \mathrm{a}}$ and $\mathrm{C}_{2 \mathrm{~b}}$ where $\left\{\mathrm{V}^{+}, \mathrm{V}^{-}\right\}=\{+0.6 \mathrm{~V},-0.6 \mathrm{~V}\}$ while using a maximum absolute gatesource and gate-drain voltage value of 1.2 V .


Fig. 4. Two-input DG-DLRC
Table 3 shows the logic state of the cell output (node F ) with respect to the applied back gate voltages on the $\mathrm{C}_{2 \mathrm{a}}$ and $\mathrm{C}_{2 \mathrm{~b}}$ terminals, as a 2-input implementation of Table 1. As can be observed from Table 3, the cell can implement the NAND, NOR, INV and unconditional ' 1 ' and ' 0 ' logic functions.

Table 3. Truth table of two-input DG-DLRC

| $\mathbf{C}_{\mathbf{2 a}}$ | $\mathbf{C}_{\mathbf{2 b}}$ | Function |
| :---: | :---: | :---: |
| 0 | $\mathrm{~V}^{-}$ | $\operatorname{NAND}(\mathrm{A}, \mathrm{B})$ |
| $\mathrm{V}^{+}$ | 0 | $\operatorname{NOR}(\mathrm{~A}, \mathrm{~B})$ |
| $\mathrm{V}^{+}$ | $\mathrm{V}^{-}$ | $\operatorname{INV}(\mathrm{A})$ |
| $\left\{0, \mathrm{~V}^{-}\right\}$ | 0 | $\operatorname{INV}(\mathrm{~B})$ |
| $\mathrm{V}^{-}$ | $\mathrm{V}^{-}$ | 1 |
| X | $\mathrm{V}^{+}$ | 0 |

This cell has been evaluated using the simulation conditions described previously. The simulation waveforms for DG-DLRC_mixed are shown in Figure 5, where the switching from one configuration to another, as can be observed at the output F , is obtained through the dynamic configuration of signals $C_{2 a}$ and $C_{2 b}$. Similar waveforms are obtained with DG-DLRC_asymm.

The power and delay performance characteristics of both variants are summarized in Table 4 for each function configuration. The reconfigurable cell performance (average power and worst case delay) depends not only on the activity factor, the total switched capacitance and device number lying on the critical path, but also on the different back gate biasing used in each configuration. These factors affect, differently
from one configuration to another, the total drive current, sub-threshold and gate leakages, and consequently the total power and the worst case delay.


Fig. 5. Simulated configuration of the two-input DG-DLRC to NAND, NOR and INV functions

Table 4. Simulated performance figures for the two-input DG-DLRC

| Function | DG-DLRC_mixed |  |  | DG-DLRC_asymm |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Av. power (nW) | Worstcase delay (ps) | PDP <br> (fJ) | Av. power (nW) | Worstcase delay (ps) | PDP <br> (fJ) |
| NAND(A,B) | 256 | 140.6 | 0.04 | 33.2 | 540 | 0.02 |
| NOR(A,B) | 476.7 | 740.6 | 0.35 | 96.2 | 2590 | 0.25 |
| INV(A) | 361 | 140.6 | 0.05 | 71.9 | 2590 | 0.19 |
| INV(B) | 476.3 | 667 | 0.32 | 46.8 | 2440 | 0.11 |

## Two-input DG-SLRC

The 2-input static reconfigurable cell (with logic inputs $D_{1}=A$ and $D_{2}=B$ ) is shown in Figure 6. The truth table of the cell is shown in Table 5, as a 2-input implementation of Table 2. As with DG-DLRC, this cell implements the NAND, NOR and INV functions. Each logic function is obtained by applying the relevant configuration codes in terms of back gate biases $\mathrm{C}_{2 \mathrm{a}-\mathrm{d}}$, as shown in Table 5 .


Fig. 6. Two-input DG-SLRC

Table 5. Truth table of two-input DG-SLRC

| $\mathbf{C}_{2 \mathrm{a}}$ | $\mathbf{C}_{2 \mathrm{~b}}$ | $\mathbf{C}_{2 \mathbf{c}}$ | $\mathbf{C}_{2 \mathrm{~d}}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{~V}^{-}$ | $\mathrm{V}^{+}$ | 0 | $\operatorname{NAND}(\mathrm{~A}, \mathrm{~B})$ |
| $\mathrm{V}^{+}$ | 0 | $\mathrm{~V}^{+}$ | $\mathrm{V}^{+}$ | $\operatorname{NOR}(\mathrm{A}, \mathrm{B})$ |
| $\mathrm{V}^{+}$ | $\mathrm{V}^{-}$ | $\mathrm{V}^{+}$ | 0 | $\operatorname{INV}(\mathrm{~A})$ |
| $\{0, \mathrm{~V}\}$ | 0 | 0 | $\mathrm{~V}^{+}$ | $\operatorname{INV}(\mathrm{B})$ |
| V | $\mathrm{V}^{-}$ | 0 | 0 | 1 |
| X | $\mathrm{V}^{+}$ | $\mathrm{V}^{+}$ | $\mathrm{V}^{+}$ | 0 |

As with DG-DLRC, the static variant can also be implemented using all asymmetric DG devices (as DG-SLRC_asymm). In this case $\mathrm{V}_{\mathrm{dd}}=0.6 \mathrm{~V}$ and symmetric biasing is used with $\left\{\mathrm{V}^{+}, \mathrm{V}^{-}\right\}=\{+0.6 \mathrm{~V},-0.6 \mathrm{~V}\}$. Correct functionality is observed with this cell due to:

- the reduced $\mathrm{V}_{\mathrm{dd}} / \mathrm{V}_{\text {th }}$ ratio $\left(\mathrm{V}_{\mathrm{th}} \approx 0.4 \mathrm{~V}\right.$ with $\left.\mathrm{V}_{\mathrm{bg}}=0 \mathrm{~V}\right)$, thus allowing cut-off of transistor $\mathrm{M}_{3}$ when $\mathrm{V}^{-}$is applied to its back gate
- the small W/L ratio for transistor $\mathrm{M}_{4}$ combined with the small $\mathrm{V}_{\mathrm{dd}} / \mathrm{V}_{\mathrm{th}}$ ratio.

The simulation results obtained from both DG-SLRC_mixed and DGSLRC_asymm are shown in Figure 7. The power and delay performance characteristics of both variants are summarized in Table 6 for each function configuration.


Fig. 7. Simulated configuration of the two-input DG-SLRC to NAND, NOR and INV functions

Table 6. Simulated performance figures for the two-input DG-SLRC

| Function | DG-SLRC_mixed |  |  | DG-SLRC_asymm |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Av. <br> power <br> (nW) | Worst- <br> case delay <br> (ps) | PDP <br> (fJ) | Av. <br> power <br> (nW) | Worst- <br> case delay <br> (ps) | PDP <br> (fJ) |
|  | 1189 | 590.5 | 0.70 | 126 | 1620 | 0.20 |
| NOR(A,B) | 182 | 309.4 | 0.06 | 197 | 660 | 0.13 |


| INV(A) | 2800 | 111.5 | 0.31 | 331 | 660 | 0.22 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| INV(B) | 397 | 295.3 | 0.12 | 102 | 1740 | 0.18 |

## Comparison to conventional LUT and discussion

We have carried out experiments to evaluate the performance gain of DG-xLRC with respect to conventional solutions. While this technique can be considered to open up many possibilities for new system-level programming paradigms, it is also possible to consider the cell family to be a set of incomplete look-up tables (LUTs) [12] and make a direct comparison to conventional $m$-bit MUX-based LUTs (the reference structure of which is shown in Figure 8). It should be noted that the aim of this section is to provide an objective comparison at the circuit level using individual characteristics, rather than a system-level comparison where the impact of cell characteristics is not so clear.


Fig. 8. Reference $m$-bit MUX-based look-up table

## Gate area and memory requirements

For 2-, 3- and 4-input LUTs and DGMOS-based reconfigurable cells, we evaluated the gate area (i.e. channel dimensions only), and the required number of memory cells to retain the configuration codes (Figure 9).

The gate area results reflect the exponential and linear growth of transistor count in LUTs and DG-xLRCs respectively. For LUTs, the transistor count grows with $N_{m u x} *(2 m-1)$ (where $m$ represents the number of inputs and $N_{m u x}$ represents the 2-1 MUX transistor count, usually equal to 12 ), while transistor count grows with $3+2(\mathrm{~m}$ 1) and $2+4(m-1)$ for DG-DLRC and DG-SLRC respectively. Total area comparisons
incorporate extra interconnect requirements (an extra -V power line, precharge and evaluation lines for the dynamic cell, double inputs) with some reduction in configuration lines for certain variants. The complete layouts (including all routing but excluding configuration memory cells and precharge/evaluate logic buffers) for the 2 -input dynamic and static cells show area reduction factors of 6.5 and 4.7 respectively as compared to the CMOS-LUT, instead of 7.8 and 4.9 considering gate area only. The precharge/evaluate logic and signal distribution tree was not included in the analysis.

The number of memory cells required has an impact not only on auxiliary hardware requirements, but also on configuration time. For LUTs, this increases with $2 m$, while for DG-DLRC and DG-SLRC it is equal to $2(m-1)$ and $4(m-1)$ respectively.


Fig. 9. Comparison of m-input DG-xLRC and CMOS-LUT characteristics (a) gate area (b) no. memory cells

It should of course however be borne in mind that while a LUT potentially offers configurations, DG-xLRC offers rather less. The number of available functions corresponding to $m$-input cells is plotted in Figure 10 and compared to the figures for CMOS-LUTs for values of $m$ ranging from 2 to 6 . In practice, the number of inputs that the reconfigurable cells can reasonably handle is 4 . Beyond this figure, the number of series devices in a stack becomes too high.


Fig. 10. Number of available functions for m-input reconfigurable cells
It is clear from this figure that a direct transposition of this cell as a LUT in conventional configurable logic blocks will result in limited flexibility. For this reason we believe that further work must be carried out to explore new programming paradigms to benefit from the cell performance (and in particular its reduced configuration memory requirements for easier dynamic reconfiguration) at system level.

## Average power and worst-case delay

We have also carried out detailed simulations of the 2 -input solutions to compare average power and worst-case delay performance metrics. To this end we have simulated the LUTs in a 65 nm CMOS technology. The choice of this reference technology was based on a comparison of oxide thicknesses, doping levels, mobility parameters and gate metal types. However, since the reconfigurable cells use 130 nm gate lengths (for reasons of model validity and lack of technological maturity) the 65 nm CMOS standard cell transistor dimensions were scaled to match the gate lengths and achieve comparable parasitic capacitance values and a fair basis for comparison.

Identical simulation conditions were used, i.e. $50 \mathrm{Mbit} / \mathrm{s}$ calculation rate, load capacitance $\mathrm{C}_{\mathrm{L}}=5 \mathrm{fF}$, 40 ps rise and fall times on inputs. Comparisons of the CMOSbased LUT figures were carried out for the four operational functions with respect to both DG-DLRC and DG-SLRC, in mixed and all-asymmetric variants (Figure 11).


Fig. 11. Comparison of two-input DG-xLRC and CMOS-LUT characteristics (a) average power (b) worst-case delay

These figures clearly show that, apart from the mixed implementation of DGSLRC, total power performance is systematically better with DG-xLRC solutions, in one case achieving an average of over $90 \%$ reduction in power over the four function configurations. For static power, it should be noted that all configurations of both static and dynamic logic cells (except the unconditional ' 0 ' configuration) bias N-type and P-type DGMOS back gates to $0 \mathrm{~V} / \mathrm{V}^{-}$and $\mathrm{V}^{+}$respectively (leading to either the same or lower $\mathrm{I}_{\text {off }}$ as with connected gates), except when an unconditional short is required - in which case the off current of the branch is defined by another transistor in the equivalent configuration to that of a connected gates transistor. This means that the low $\mathrm{I}_{\text {off }}$ values of DGMOS transistors are exploited in the proposed cells (our simulations show $\mathrm{I}_{\text {off }}=0.7 \mathrm{pA}$ for an N-type DGMOS of $0.5 \mu \mathrm{~m} / 0.13 \mu \mathrm{~m}$ with $\mathrm{t}_{\mathrm{oxf}}=2.5 \mathrm{~nm}$ and $\mathrm{t}_{\mathrm{oxb}}=1.2 \mathrm{~nm}$ ) - however the $\mathrm{I}_{\mathrm{on}}$ values are lower than a connected-gates
equivalent transistor since the back gate is set to 0 V or $\mathrm{V}^{+}$for N - and P-type conducting transistors respectively. The peak current value for a transistor with the previously cited characteristics (i.e. for $\mathrm{V}_{\mathrm{fg}}=\mathrm{V}^{+}$and $\mathrm{V}_{\mathrm{bg}}=0 \mathrm{~V}$ ) is around $50 \mu \mathrm{~A}$. This has an impact on the cell drive current, and the consequences are visible in Figure 11 in terms of the mediocre worst-case delay comparison. The best achievement is an overall $20-30 \%$ delay penalty for the mixed solutions. Additional technology and circuit optimization should enable some tradeoff between power and speed through the improvement of cell drive current (by increasing device width) - but clearly the power, gate area and $\mathrm{I}_{\text {off }}$ will all deteriorate by such a strategy.

Overall recommendations are that (i) the all-asymmetric device reconfigurable logic cells using $\left\{\mathrm{V}^{+}, \mathrm{V}^{-}\right\}=\{0.6 \mathrm{~V},-0.6 \mathrm{~V}\}$ are best-suited to low power reconfigurable circuits operating with moderate speed, while (ii) the mixed-device reconfigurable cells using $\left\{\mathrm{V}^{+}, \mathrm{V}^{-}\right\}=\{1.0 \mathrm{~V},-0.5 \mathrm{~V}\}$ can operate at comparable speeds to CMOS-LUTs but only the dynamic-logic variant shows benefits in terms of power.

## Conclusion

In this paper, we have presented a new style of reconfigurable cell dedicated to programmable logic applications and based on the DG MOSFET device, particularly exploiting those with asymmetric oxide thicknesses for the front and back gates and independently controlled gates. Significant gate area reductions are possible compared to conventional CMOS LUT techniques (between 80-95\%) while configuration memory requirements are also reduced (up to $60 \%$ ). The 2 -input reconfigurable cell used as a benchmark was implemented in both static and dynamic logic styles. Simulation results in DG FD SOI/CMOS technology of the proposed cell have shown that it can be used either as an all-asymmetric device variant with low $\mathrm{V}_{\mathrm{dd}}(0.6 \mathrm{~V})$ in low power reconfigurable applications (up to $90 \%$ power reduction is possible) or as a mixed-device variant with a higher $\mathrm{V}_{\mathrm{dd}}(1 \mathrm{~V})$ to achieve comparable speeds to CMOS-LUTs (20-30\% penalty).

## References

1. International Technology Roadmap for Semiconductors, 2007 edition.
2. J.-G. Fossum, K. Kim and Y. Chong, Extremely Scaled Double-Gate CMOS Performance Projections, Including GIDL-Controled Off-State Current, IEEE Trans. on Electron Devices, vol. 46, no. 11. pp. 2195-2199 (November 1999).
3. K. Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal and T. Cakici, DoubleGate SOI Devices for Low-Power and High-Performance Applications, International Conference on Computer Aided Design. (2005).
4. T. Dao, Advanced double-gate fully-depleted silicon-on-insulator (DG-FDSOI) device and device impact on circuit design \& power management, Proc. IEEE International Conference on Integrated Circuit Design and Technology. pp. 99-103 (2004).
5. J.-P. Colinge, Silicon-on-Insulator Technology - Materials to VLSI. Kluwer Academic Publishers, 3rd ed. (2004).
6. S. Mukhopadhyay, H. Mahmoodi and K. Roy, Design of High Performance Sense Amplifier Using Independent Gate Control in sub-50nm Double-Gate MOSFET, Proc. IEEE ISQUED'05. (2005).
7. M.-H. Chiang, K. Kim, C. Tretz and C.-T. Chuang, Novel High-Density Low-Power HighPerformance Double-Gate Logic Techniques, Proc. IEEE Int. SOI Conference. (2004).
8. I. Hassoune, I. O'Connor and D. Navarro, On the performance of Double-Gate MOSFET circuit applications, Proc. IEEE NEWCAS. (2007).
9. P. Beckett, A fine-grained reconfigurable logic array based on double gate transistors, Proc. IEEE International Conference on Field-Programmable Technology (FPT). pp. 260-267 (2002).
10.M. Reyboz et al., Explicit short channel compact model of independent double gate MOSFET, Proc. Workshop on Compact Modeling. (2007).
11.I. Hassoune, I. O'Connor, Double-Gate MOSFET Based Reconfigurable Cells, Electronics Letters, vol. 43, no. 23. pp. 1273-1274 (8 November 2007).
12.M. Hutton et al., Improving FPGA Performance and Area Using an Adaptable Logic Module, Proc. IEEE Field Programmable Logic and its applications (FPL). pp. 135-144, (2004).

[^0]:    ${ }^{1}$ unless D1 is present in the expression (in this case, $\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{+}$)

[^1]:    ${ }^{2}$ unless $\mathrm{D}_{1}$ is present in the expression (in this case, $\mathrm{C}_{\mathrm{xa}}=\mathrm{V}^{+}$)

