Atomic Read-Modify-Write Operations are Unnecessary for Shared-Memory Work Stealing
Umut A. Acar, Arthur Charguéraud, Stefan Muller, Mike Rainey

To cite this version:
Umut A. Acar, Arthur Charguéraud, Stefan Muller, Mike Rainey. Atomic Read-Modify-Write Operations are Unnecessary for Shared-Memory Work Stealing. [Research Report] 2013. hal-00910130

HAL Id: hal-00910130
https://inria.hal.science/hal-00910130
Submitted on 27 Nov 2013

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Atomic Read-Modify-Write Operations are Unnecessary for Shared-Memory Work Stealing

Umut A. Acar  
Carnegie Mellon University & Inria  
umut@cs.cmu.edu

Arthur Charguéraud  
Inria & LRI, Université Paris Sud, CNRS  
charguer@inria.fr

Stefan Muller  
Carnegie Mellon University  
smuller@cs.cmu.edu

Mike Rainey  
Inria  
mike.rainey@inria.fr

Abstract

We present a work-stealing algorithm for total-store memory architectures, such as Intel’s X86, that does not rely on atomic read-modify-write instructions such as compare-and-swap. In our algorithm, processors communicate solely by reading from and writing (non-atomically) into weakly consistent memory. We also show that join resolution, an important problem in scheduling parallel programs, can also be solved without using atomic read-modify-write instructions.

At a high level, our work-stealing algorithm closely resembles traditional work-stealing algorithms, but certain details are more complex. Instead of relying on atomic read-modify-write operations, our algorithm uses a steal protocol that enables processors to perform load balancing by using only two memory cells per processor. The steal protocol permits data races but guarantees correctness by using a time-stamping technique. Proving the correctness of our algorithms is made challenging by weakly consistent shared-memory that permits processors to observe sequentially inconsistent views. We therefore carefully specify our algorithms and prove them correct by considering a costed refinement of the X86-TSO model, a precise characterization of total-store-order architectures.

We show that our algorithms are practical by implementing them as part of a C++ library and performing an experimental evaluation. Our results show that our work-stealing algorithm is competitive with the state-of-the-art implementations even on current architectures where atomic read-modify-write instructions are cheap. Our join resolution algorithm incurs a relatively small overhead compared to an efficient algorithm that uses atomic read-modify-write instructions.

1. Introduction

As parallel computing becomes mainstream with the advent of multi- and many-core computers, techniques for writing and executing parallel programs have become increasingly important. By allowing parallel programs to be written at a high level and in a style similar to sequential programs, implicit parallelism, as elegantly exemplified by languages such as Cilk [16], Fork/Join Java [27], NESL [4], parallel Haskell [24], parallel ML [15], TPL [28], and X10 [8], has emerged as a promising technique for parallel programming. Programs written in these implicitly parallel languages generate a plethora of fine-grained parallel threads, requiring an efficient and scalable scheduler for execution. In the course of the last decade, the work-stealing algorithm [6, 7, 16, 17] has proved to be an effective scheduling strategy.

Work stealing can be expressed simply and elegantly at a high level when assuming a sequentially consistent memory model and low-cost synchronization operations such as locks. Each processor maintains a pool of ready threads. When it creates a new parallel thread, the processor adds the thread to its pool. When in need of a thread, it takes one from its pool. If the pool is empty, then the processor steals work from another processor’s pool. To guarantee efficiency under a sequentially consistent memory model [6], it suffices 1) to maintain pools as doubly-ended-queues, i.e., deques, 2) to choose randomly the processor to steal from, and 3) to steal the “largest” (top) thread from a deque.

In practice, however, synchronization is expensive and can prevent scalability. Furthermore, parallel architectures support only weakly consistent memory models, where certain basic operations such as memory writes are not atomic and making them atomic by use of synchronization operations such as memory fences can be expensive. There has therefore been much research on designing concurrent data structures and algorithms for efficient work stealing on weakly consistent memory. Much of this work focused on

- reducing the use of locks and other atomic read-modify-write operations (e.g., compare-and-swap and fetch-and-add) to improve efficiency and scalability, and
- reducing memory fences (e.g., a store-load barrier) so that the benefits of weak memory architectures can be realized without unnecessarily serializing memory operations.

Based on Dijkstra’s mutual exclusion protocol, Frigo et al [16] present a work-stealing algorithm that uses locks only when performing steals and only in an edge case of local deque operations. Other papers [2, 9] present non-blocking work-stealing algorithms that use atomic read-modify-write operations instead of locks. Such non-blocking algorithms have been shown to perform well on certain existing hardware such as current multicores. Michael et al [29] show that it can be beneficial to eliminate all memory fences and atomic instructions from local deque operations in total-store or-

[Copyright notice will appear here once ’preprint’ option is removed.]
We carefully specify our algorithms and prove their correctness and termination properties (Section 5). Since such proofs require reasoning precisely about the memory operations, we consider a specific TSO architecture, Intel’s X86, as formalized by the X86-TSO memory model [33]. The X86-TSO model, however, is not known, however, whether they can all be eliminated remains open. We find this question to be theoretically interesting, because it hints at the limits of computing with processors that communicate non-atomically via weakly consistent memory. The problem also appears to be of practical interest. In current architectures, atomic instructions are relatively cheap, because they can take advantage of the cache-coherence protocol implemented in hardware. It is not known, however, whether they can scale to computers with larger numbers of processors. For example, citing such concerns, recent work [25, 32] proposes hardware support for work stealing that can improve performance significantly by eliminating certain atomic and synchronization operations. In addition, future parallel hardware may not support at all the cache coherence protocols on which fast implementations of atomic read-modify-write operations rely (e.g., [21]). For example, Intel’s SCC (Single Chip Cloud computer) architecture provides for a shared memory architecture but not for cache coherence nor for atomic read-modify-write instructions. Such architectures would require algorithms that do not use atomic read-modify-write instructions.

In their work on work-dealing, Hendler and Shavit also describe techniques that can be used to eliminate all atomic read-modify-write operations [18]. The idea would be to establish pairwise communication channels between processors implemented as producer-consumer buffers without using atomic read-modify-write instructions. To send a message to another, a processor would write to their dedicated channel; to receive a message, it would scan through its channels. Unfortunately, for $P$ processors, this approach would require $\Theta(P^2)$ communication channels in total, and $\Theta(P)$ worst-case time for receiving messages.\footnote{Using atomic read-modify-write operations, $O(P)$ time for receiving a message can be reduced to $O(\log P)$.}

In this paper, we present a work-stealing algorithm for weak memory architectures that uses no atomic read-modify-write operations and no memory fences on total-store order, TSO for short, architectures\footnote{Architectures that support weaker memory models such as ARM multicore chipsets can often emulate TSO, possibly by using some memory fences, which tend to require local re-ordering of operations performed by one processor.} (Section 4). To ensure efficiency, our algorithm uses only two memory cells per processor and permits data races to take place, recovering from them to guarantee correctness. In addition, we present a join-resolution algorithm for fork-join parallel programs for determining when threads become ready without using any atomic read-modify-write operations or memory fences.

We briefly present an overview of the main ideas in our algorithms to run. This algorithm requires the operations on the shared pool to keep a centralized pool of threads shared by all processors. When a processor goes idle, it removes a thread from the pool to run. This algorithm requires the operations on the shared pool to be atomic, making the approach inefficient and unscaleable.

Due to space constraints, we have included proofs and more detailed experiments in a separately submitted appendix.

2. Background and Overview

We briefly present an overview of the main ideas in our algorithms in the context of prior work. We make the ideas precise by presenting detailed specifications of the algorithms in Section 4.

Throughout the paper, we assume fork-join parallelism and restrict ourselves to degree-two joins for simplicity. Since arbitrary-degree joins can be represented with a collection of degree-two joins, this assumption causes no loss of generality.

2.1 Work stealing

Centralized scheduling. The simple approach to scheduling is to keep a centralized pool of threads shared by all processors. When a processor creates a new thread, it places the thread into the shared pool. When a processor goes idle, it removes a thread from the pool to run. This algorithm requires the operations on the shared pool to be atomic, making the approach inefficient and unscaleable.

Work stealing with atomic read-modify-write operations. For improved efficiency and scalability, work stealing employs multiple pools instead of one and performs load balancing via steals to keep processors busy. More specifically, each processor is assigned a pool implemented as a doubly ended queue (deque). When a processor creates a thread, it pushes the thread into the bottom end of its deque. When it needs a thread, it pops a thread from the bottom. If the deque is empty and thus there is no thread to be popped, the processor attempts to steal a thread from the top end of another processor’s deque. Progressive advances in the last two decades have reduced the need for atomic instructions dramatically [1, 2, 9, 16, 29]. Existing approaches, however, all rely on atomic instructions to support steals.

Work-stealing without atomic read-modify-write operations. Our starting point is a recent work-stealing algorithm [1] that eliminates all atomic read-modify-write operations and memory fences from local deque operations. The idea behind that algorithm is to use a private-deques architecture for work stealing, where each processor owns a non-concurrent, private deque (instead of a concurrent...
deque as is traditionally used) and relies on communication to perform load balancing via steals; such communication can be performed via well-understood polling techniques. The algorithm uses atomic read-modify-write operations to support steals.

To see how we can eliminate all atomic operations (without adding memory fences) by building on the private-deque architecture, suppose that we create pairwise communication channels, a total of $P(P - 1)$, between each pair of processors. We can use each channel as a pairwise producer-consumer buffer and implement it without using atomic read-modify-write primitives and memory fences [18, 26]. This algorithm would be correct but it has three shortcomings: 1) it requires $P(P - 1) \in \Theta(P^2)$ communication channels, 2) a processor needs $\Theta(P)$ time for receiving a message, and 3) it violates a key invariant of work stealing: since an idle processor can receive multiple threads, one thread can remain "stuck" in a channel for some time during which it cannot be stolen; this breaks a key efficiency invariant of work stealing—that the topmost thread in a deque is stolen first.

To regain efficiency, we reduce the number of channels and limit them so that they can hold only one message at a time. More specifically, instead of using $P$ pairwise communication channels, in our algorithm, each processor owns just two cells: one query cell for receiving incoming steal queries and one transfer cell for receiving the threads sent to it; each cell can hold only one query or transfer object. When a processor wishes to steal from another target processor, it sends a message to the target processor by non-atomically writing to its query cell and waits for a response. When a processor receives a steal query, it sends the thread at the top of its deque by writing to the transfer cell of the querying processor; if the processor has no threads then it denies the request again by writing to the transfer cell of the querying processor.

This approach leads to at least two issues: 1) since the query is made non-atomically, a query can be overwritten by another processor's query in a data race, and 2) since all communication takes place via non-atomic write operations and no memory fences can be used, writes can be delayed arbitrarily, causing inconsistencies. To solve these problems, our algorithm keeps a logical clock at each processor, counting uninterrupted rounds of work. Each round starts when a processor gets work, or satisfies (by sending work) a steal query, or declines (because it has no work to share) the steal query. To solve the first problem—the problem of steal queries overwritten in a data race—we use the logical clocks, called round numbers, as follows: when an idle processor $a$ sends a steal query to a target processor $b$, it tags its query with the round number of $b$. When $a$'s query is overwritten by the query of another processor $c$, $b$ cannot see $a$'s request but will eventually respond to $c$ (or another processor) and increment its round number. Processor $a$ can detect that its steal attempt has failed by observing that the round number of $b$ has increased. The second problem—the problem of delayed writes—can cause the query of an idle processor to be overwritten by another query, which was made at an earlier round. The idle processor detects such an inconsistent write by observing the round number of the query cell of the target, and rewriting its query as needed.

2.2 Join Resolution

For work-stealing to be efficient, it is important for a thread to be made available for execution as soon as it becomes ready, i.e., all its ancestor threads are executed. Threads with a single parent are ready when created but join threads with two parents become ready only when both parents complete execution. Since parents can be executed by different processors, determining when join threads become ready can involve coordination between processors.

Join resolution with atomic read-modify-write operations. It is relatively straightforward to give a simple algorithm for join resolution when using atomic read-modify-write instructions. For example, each join thread can keep a counter of unfinished parent threads. The counter initially contains the number of parents and is atomically decremented by the processor that executes a parent. The join thread is ready when the counter reaches zero. This algorithm can be optimized to use atomic instructions only for non-local joins that involve two processors [16]. With this optimization, experimental evidence suggests that join resolution works efficiently on some modern parallel systems, because non-local joins are rare (one per steal) and only two processors contend for the same memory object. This optimization has been used in Cilk [16] as well as our own implementation comparisons. Another approach to join resolution would be to keep a two-processor barrier. This approach has the disadvantage of holding up the processor that first completes a parent, breaking a crucial greedy property of work stealing.

Join resolution without atomic read-modify-write operations. To develop some intuition for the problem, we start by assuming that every memory write becomes visible to all processors in some known time $\Delta$ and that we know the two processors that will execute the parents of the join thread. We create pairwise communication channels between all processors and send and receive messages through them without using atomic instructions [18, 26]. Now, when processor $i$ finishes a parent thread, it sends a READY message to the other processor $j$ working on the other parent, which we know by assumption, and waits for a response for $2\Delta$ time units. If $j$ receives this message before it completes the parent thread, then it will execute the join thread. If, however, $j$ finishes before hearing from $i$, then it sends READY to $i$, causing both processors to receive READY, indicating a tie, which can be broken arbitrarily. If $i$ has not received READY from $j$ after $2\Delta$ units of time, processor $i$ continues to obtain other work.

We now describe how to eliminate three strong assumptions made by this algorithm: 1) synchronous communication, 2) knowledge of the processors executing the parents, 3) $\Theta(P^2)$ buffers. We avoid using $\Delta$ by requiring each processor to acknowledge the receipt of a READY message by sending an ACK message back. Thus, after sending READY, a processor will wait until it eventually gets back either READY, indicating a tie, or ACK, indicating success, and may proceed accordingly in either case.

For the second problem, note it is impossible to know the processors participating in a join a priori. Figure 1 illustrates an example, where processor $i$ starts to execute thread 0, which creates thread 1 and thread 4, which is then stolen by processor $j$. At this time, our only knowledge for thread 6, the join thread of 1 and 4, is that it might be decided between the processors $i$ and $j$. When 1 executes, however, it forks the threads 2 and 3, which is stolen by processor $k$. Thus, the processor that executes the join thread of 2 and 3, either $i$ or $k$, will actually participate in the resolution of thread 6 but there is no way to know which—the outcome will be non-deterministic.

We overcome the second and the third problems by allowing processors to communicate through the join threads. To allow for this, the data structures representing join threads must carry two communication channels for processors running the parent threads. These processors are said to be watching this join. A processor may be watching many joins at a time and must periodically check its communication channels for messages. To this end, each processor maintains a watch list of joins to be watched. Processors add a join to their watch lists.
when a parent thread is stolen and remove it when it is resolved. Adding and removing joins can be done in constant time.

As the example in Figure 1 shows, watch lists must occasionally be transferred between processors when joins are resolved. For example, if the join on thread 5 is resolved such that processor k executes it, i must transfer its watch list to k so that k is aware of its responsibility to watch the join on thread 6. In general, the invariant that we maintain is that the branch of a join is watched by the leftmost processor (in tree order) that works on this branch. Thus, watch list transfers must occur when a left branch is completed and removed from the DAG, changing which processor is leftmost. It is a constant-time operation for a processor to append a transferred watch list to its own. However, since the transfer involves communication between processors, we avoid this operation when possible.

3. The Model: Algorithmic X86-TSO

For designing and reasoning about our algorithms, we consider the X86-TSO model [33] for total-store-order architectures (e.g., the X86 platform from Intel and AMD) and extend it with a cost model that assigns a cost to each operation. The cost model enables reasoning about termination and efficiency. We refer to this costed model as algorithmic X86-TSO, abbreviated as X86-ATSO.

Figure 2 illustrates the abstract X86-TSO machine model [33] for a 4-processor (core/CPU) specimen of the X86 architecture with total-store order memory system and our cost model. The system consists of a shared memory and one first-in-first-out (FIFO) store buffer per processor, each mapping locations to values. When writing a location, the processor simply writes to its store buffer; the values stored in the buffer can propagate to memory any time. When reading a location, a processor first consults its store buffer and reads the value written by the most recent store into that location. If the location is not in the store buffer, then the processor accesses the memory directly.

Many X86 instructions operate locally without requiring synchronization with other processors but some, such as memory fences and LOCK’ed instructions, don’t. LOCK’ed instructions include the atomic XCHG (compare-and-swap) instruction and the atomic versions of the many read-modify-write instruction (ADD, INC, etc) that, when preceded by the LOCK prefix, run atomically. A locked operation starts by taking a global read lock, which prevents all other processors from performing reads, and completes by flushing the store buffer and releasing the lock.

The X86-TSO model does not specify the cost of each operation, nor even termination. For example a memory-fence instruction may not return, or the values written into the store buffers may never propagate to memory. The lack of a cost specification may appear amiss, but it is in fact consistent with hardware because manufacturers do not specify whether the protocols implemented in hardware (e.g., cache coherency) are terminating and how frequently the buffers are flushed.

To design effective algorithms and to prove them correct, terminating, and efficient, a cost model is needed. Such a cost model should at least posit the termination of all operations including memory writes, because otherwise it would not be possible to reason about termination. Therefore, in algorithmic X86-TSO, memory reads and writes complete in a single time step, but writes can take up to an additional finite time, \( \Delta \geq 1 \), to become visible to all processors. Somewhat imprecisely, we illustrate the cost model in Figure 2 by assigning a cost of \( \Delta \) for moving data from the store buffer to memory—\( \Delta \) is an upper bound on the time for a write stored in a buffer to make it to memory.

While assuming that each operation takes at most \( \Delta \) steps for some \( \Delta \) may be realistic, we choose not to assume our algorithms are aware of the value of \( \Delta \) for several reasons. First, since \( \Delta \) can vary between different hardware and can be difficult to know, an algorithm designed for a particular \( \Delta \) may not work well in all architectures. Second, the value of \( \Delta \) might be large in the worst case but small in the common case, making an algorithm that uses \( \Delta \) suboptimal. Therefore, our algorithms assume the existence of \( \Delta \) but they don’t use it. When reasoning about termination, we assume that some \( \Delta \) exists, without explicitly quantifying it; in other words, we assume that each write eventually makes it to main memory.

4. The algorithms

Since we are primarily concerned with the design and the correctness of the algorithm on weak memory models, we present reasonably detailed and precise pseudo-code in C++-like syntax. To remain realistic, we do not assume that we are given a computation DAG to schedule but also construct the DAG dynamically during the execution. To express parallelism, we provide one primitive, fork, which can only be called at the end of a parallel thread, specifying the threads to be forked as well as their join. Given a work-stealing framework supporting some basic infrastructural data structures, these algorithms can be employed separately or together to perform load balancing with work stealing and perform join resolution. In fact, our implementation follows closely the pseudo-code and uses these algorithms paired with each other or other algorithms for experimental evaluation. We start by presenting the abstract data types and the data structures for work stealing along with the main scheduling loop and then describe the two algorithms.

4.1 The data structures

Several key data structures facilitate our algorithms. One key data structure is a doubly ended queue, a deque for short, for storing ready threads. Each processor owns a private deque that can be accessed only by that processor. Each processor operates on the deque following the work-stealing paradigm, by pushing new parallel threads at the bottom of the deque, and popping threads from the bottom when it completes the execution of a thread (with push, pop operations). Since deques are not concurrent, there is no need for memory fences, which would otherwise be needed at every pop operation.

Figure 3 specifies the other data types and structures used in our algorithm. The type query is used by the load-balancing algorithm for packing an identifier and a round number into a single machine word. A query consists of the identity of a processor and of a round number. For correctness, it is critical for processors to be able to make queries atomically. We therefore represent a query as a single 64-bit machine word (type query), using 24 bits for the identifier and 40 bits for the round number (which makes it possible to support computations up to \( 2^{24} \) rounds with up to \( 2^{40} \) processors). The function q_make constructs a query, and the functions q_id and q_rad project out the ID and the round numbers of the offer, respectively.

The enumeration types status and side are used by the join-resolution algorithm. The record thread, used to represent a thread, has three fields: the status field is an array of size two used by the join algorithm to keep track of the completion of the dependencies (if any) of this thread. These could be ACK indicating that the branch will complete last, READY indicating that the branch...
// Query type with 40-bit round numbers.
query q_make(unsigned_int_64 q)
// body of the thread
return q + (i << 40)

// Constants for representation of threads.
type stat = | WORK |
| ACK |
| READY |
| TRANSFER { set<cont>* } |

type side = int
const side LEFT = 0
const side RIGHT = 1
const side SINGLE = 2
send. If so, it pops the thread from its deque, writes the corresponding thread pointer into the reception cell of the querying processor, and updates its watch list to coordinate with the thief. If not, the query cannot be served. In both cases, the processor increments its round number to implicitly notify all processors that made queries at the current round. A querying processor is thus able to detect whether its query was served or declined by testing whether its re-send operation, the busy processor targeted would simply ignore the out-of-date round number, then it resends its query. Without such a resend operation, the busy processor targeted would simply ignore the out-of-date query and never increment its round number.

The implementation of the function acquire involves two small complications. First, for efficiency, an idle processor should discourage other idle processors from making queries to it. To that end, an idle processor uses the auxiliary function block for making a query to itself (leaving it unanswered), thereby preventing other processors from making a query. Second, when an idle processor makes a query to a busy processor, it needs to ensure that, if its query gets overwritten by another query tagged with an out-of-date round number, then it resends its query. Without such a resend operation, the busy processor targeted would simply ignore the out-of-date query and never increment its round number.

4.4 Our Join-Resolution Algorithm

Figure 7 illustrates the pseudo-code for the join resolution algorithm. When a processor \(i\) completes executing a parent of a join thread, it calls the function resolve_join with the continuation for that join thread. The continuation consists of the join thread and an identification of the parent; \(\text{side} = \text{LEFT} = 0\) means the left parent and \(\text{side} = \text{RIGHT} = 1\) means the right parent. We start by checking the status field of the join for the parent that has just been completed. If the status field is \(\text{ACK}\), then the other parent has completed and the join thread is ready for execution. We therefore push the thread into the bottom of the processor \(i\)'s deque. If the status field is not \(\text{ACK}\), then the parent has finished first or concurrently with the other parent. In this case, we set the status field of the join for this parent to \(\text{READY}\) and remove this continuation from the watch list of the processor. We then wait until we receive an \(\text{ACK}\) from the other processor watching the join or see that it is \(\text{READY}\). If we receive an \(\text{ACK}\), then this parent has finished first and thus the join has to wait for the other parent to complete. If this is the left branch, however, we first transfer the watch list of processor \(i\) to the other processor by making it available as part of the status field.

If we receive a \(\text{READY}\), then both parents completed at the same time and the processor that executed the left branch pushes the join thread into its deque (breaking the tie in this way avoids transferring the watch list.)

The function watch, which is periodically called by each processor, acknowledges the receipt of \(\text{READY}\) messages from other parents of the join that the processor \(i\) is watching, and transfers
watch lists when necessary. To this end, it checks, for each join, whether the other parent is READY. If so, it acknowledges by writing ACK to the status field of the join, indicating that this parent will be responsible for the join and stops watching the join. If this parent in the right branch, it transfers the watch list from the left parent.

5. Correctness

To prove the correctness of our algorithms, we must first define what correctness means. We do this by building a formal, dynamic notion of a valid scheduler and then proving a correspondence between this formal notion and our concrete algorithm. Full details of the (12-page) proof appear in the appendix.

Assumptions. For the proof, we assume the X86-ATSO model described in Section 3. In particular, we assume that there exists a fixed (but unknown) upper bound $\Delta$ on the time in which writes are flushed to memory. We also make a (relatively weak) fairness assumption concerning the scheduling of our threads by the operating system: if a concrete execution does not terminate, then every processor takes infinitely many steps.

Proof Outline. We formalize a valid scheduler as an abstract semantics. The abstract semantics that we consider is presented as a reduction relation on the abstract state, which is an idealized view of the parallel computation to be performed. More precisely, the abstract state consists of a quadruple of the form $(N, E, X, M)$. The pair $(N, E)$ corresponds to the computation DAG, in which threads are represented as nodes and dependencies between threads are represented as edges. The map $X$ maps each processor to the thread that it runs, if any. (Technically, $X$ also includes the not-yet-run code of the running threads.) The variable $M$ describes the application state. $M$ is a concrete representation of memory that follows the X86-ATSO model, but contains only the application memory and not the data structures used by our scheduler.

The abstract semantics consists of transitions between abstract states, written $A \rightarrow A’$. There are four possible transitions from a state $(N, E, X, M)$. First, an idle processor (i.e. a processor bound by $X$ to no thread) may be associated a ready thread (i.e., a node from $N$ that has no incoming edge according to $E$). Second, a processor may execute one atomic instruction from its assigned thread; as a result, the application state $M$ may be updated. The remaining two transitions describe the case of a processor that completes a thread and then becomes idle, after removing from $N$ the corresponding node and removing from $E$ all associated edges. Which of the two rules applies depends on whether the last operation performed by the thread is a fork operation. Formal rules for these transitions are given in the appendix.

The initial abstract state, called $A_0$, is defined as $\{\emptyset, \emptyset, \emptyset, \emptyset\}$, where $n_0$ is the initial thread. This thread describes the entire parallel computation in the sense that it will fork other threads, which themselves fork other threads which eventually build the entire computation DAG. When it terminates, an abstract execution reaches a state of the form $(\emptyset, \emptyset, \emptyset, M)$, where $M$, the final application state, typically contains the final result of the computation. We use the abstract semantics as a model for all valid schedulers.

The concrete state corresponds to the state of our program code (including scheduling code) at a given point in time. A concrete state $C$ includes the code pointer of each of the processors and the content of all the shared memory. $C$ includes the application memory, which is identical to the $M$ component of the abstract state, as well as the data structures used by the scheduler such as the set of allocated thread objects, the state of the deques, etc. We project out the application memory component of $C$ by writing $\text{Mem}(C)$. The initial concrete state, written $C_0(n_0)$, describes a state where all deques are empty, except that of one processor, which holds the initial thread corresponding to the initial node $n_0$. Transitions on the concrete state, written $C \Rightarrow C’$, correspond to execution of an atomic instruction by one of the processors or one flush from a write buffer into shared memory.

Our theorem, stated below, has two parts. The first half (correctness) asserts that if there is a reduction sequence for the concrete execution that terminates on a memory state $C$, then there exists a reduction sequence for the abstract state that reaches a state with application memory $\text{Mem}(C)$. The second part (liveness) asserts that if the concrete execution may diverge, there there exists a reduction sequence for the abstract state that diverges as well.

Theorem 5.1 (Correctness and liveness). For any initial thread node $n_0$, and for any concrete state $C$ in which all processors have run out of threads and are running acquire, $C_0(n_0) \Rightarrow^* C$ implies $\{n_0\}, \emptyset, \emptyset, 0 \rightarrow^* \{0, \emptyset, \emptyset, \text{Mem}(C)\}$ and $C_0(n_0) \Rightarrow^\infty$ implies $\{n_0\}, \emptyset, \emptyset, 0 \rightarrow^\infty$.

Note that, in the particular case of a deterministic terminating parallel program, our theorem implies that if the program reaches some application state in the abstract semantics, then it also reaches this application state in the concrete semantics.
The proof of the correctness result is based on a simulation lemma. This lemma shows that we are able to exhibit a relation $R$ between abstract and concrete states, such that any action taken by the algorithm corresponds (in a way defined by the relation $R$) to an abstract transition, that is, to an allowed action of a scheduler.

**Lemma 5.2** (One-step simulation). There exists a relation $R$ for which the following implication holds: if $C \implies C'$ and $RC \ A$, then there exists $A'$ such that $A \rightarrow^* A'$ and $RC' \ A'$.

The definition of $R$ includes relations between the data structures of the algorithm code and the components of the abstract state, as well as all the invariants of the concrete state that are required to show that our algorithms are correct. These invariants are stated in terms of the main memory and the state of the write buffers associated with the processors.

To make this proof tractable and more modular, we separate the write buffers into one buffer per core and per memory location. Since there are situations where the order between the writes is crucial, we associate with each write a (logical) time-stamp. These time-stamps, local to each processor, allow us to express in our invariants comparisons between the times of writes by the same processor to two different locations. In addition to Lemma 5.2, we show that the flush of any write from a buffer to main memory preserves all the invariants.

**6. Efficiency**

At a high level, the behavior of our load balancing algorithm is very close to the compare-and-swap-based, receiver-initiated work stealing algorithm with private deques [1], which has been proved efficient. We believe that, under the assumption that the time taken by write operations to reach the main memory (the time bounded by $\Delta$) follows a Poisson distribution, it would be possible to extend that proof to prove a similar result for our work-stealing algorithm. We find this assumption rather unrealistic, however. Without the assumption, it seems that a different proof technique might be needed. Setting up such proof is beyond the scope of this paper.

In this section, we discuss rather informally (mostly without proof) the key aspects regarding the efficiency of our algorithms. Following the presentation of the proof of the CAS-based algorithm [1], we let $\tau$ denote the average delay between calls to the functions `communicate` and `watch`. As established by the proof, for parallel computations exhibiting a reasonable amount of parallelism, $\tau$ can be set to a large value without adversely affecting performance. In particular, for most practical purposes, we can assume $\tau$ to be at least an order of magnitude greater than $\Delta$, which is a rather small value.

**Efficiency of the work stealing algorithm.** A successful steal operation involves sending a query, which takes no more than $\Delta$, waiting for the targeted processor to call `communicate`, which takes $\tau$ on average, and receiving the answer, which takes no more than $\Delta$. Overall, instead of the $\tau$ bound on the successful steal operations in the CAS-based algorithm [1], we now have a bound of $\tau + 2\Delta$. This overhead, charged to the steals, is relatively small. Successful steals always steal the top task in the target’s deque and the stolen task starts executing immediately afterwards.

Unsuccessful steals are slightly more delicate to analyze, because of the stale queries, which may appear to slow down the load balancing process. We argue that stale queries in fact do not harm performance. When a processor increments its round number, this number is seen by all other processors after a delay of $\Delta$. Therefore, after a $2\Delta$ delay, a processor cannot receive stale queries, unless it has incremented its round number in the meantime. In other words, unless the processor goes idle or serves a valid query, after a period of $2\Delta$, we know that this processor can only receive valid queries. Stale queries therefore can cause a small delay to successful steals.

When $\tau \gg \Delta$, stale queries are even less likely. (Indeed, in our experiments, we rarely observed stale queries; the few that were observed could be due to swapping of workers by the operating system.)

**Efficiency of the join-resolution algorithm.** Our join resolution algorithm operates on watch lists in constant time, except for the watchlist traversal operation. We therefore show that items contained in all watchlists, summed over all $P$ processors, does not exceed $P - 1$. This result suffices to show that the relative, amortized overhead associated with periodic checking of watchlists does not exceed $O(1/\tau)$ per processor. The proof of this result, detailed in Appendix C, relies on the intuition that the number of open interprocessor joins does not exceed $P - 1$. Intuitively, since the processors are always working on disjoint sub-DAGs of the computation DAG, the paths in the DAG from these sub-DAGs down to the final join form a reverse tree structure. This tree has $P$ leaves (the sub-DAGs), so it cannot have more than $P - 1$ nodes of arity 2 (the open join nodes).

**7. Experiments**

Because atomic read-modify-write operations are quite efficient on current multicore computers, especially when they are rare as in the state-of-the art implementations of work stealing, we do not expect our algorithms to outperform state-of-the-art implementations on today’s multicore computers. Our work is primarily motivated by the theoretical question of whether atomic read-modify-write operations may be eliminated completely and with the possibility that such operations may be absent from future hardware or may not be efficient. Nevertheless, we feel that an experimental evaluation on current hardware would be valuable to assess the implementability and practicality of the algorithms. We report some of our findings here; the reader can find more details in the submitted appendix.

**Implementation and experimental setup.** We implemented our algorithms in the context of a C++ library for multithreading and evaluated them with a relatively broad range of benchmarks. Our implementation creates one POSIX thread (i.e., `pthread`) for each core available, and allows for dynamically selecting a scheduler of our choice, leaving the rest of the code the same. As basis for comparison, we used two other schedulers: first, a publicly available implementation of the CAS-based private-deques algorithm [1] and, second, our own implementation of the Chase-Lev [9] algorithm. In addition, we compare our work to Cilk Plus, which is an extension of GCC that implements an algorithm that is similar to Chase-Lev. Cilk Plus benefits from many years of careful engineering and sets a high standard for the performance of our algorithm. The private-deques algorithm, on which our algorithm is based, helps us isolate the cost of our steal protocol and compare it to the cost of performing steals with CAS instructions. Our own implementation of the Chase-Lev algorithm, even though it is not as optimized as Cilk Plus’s implementation, helps us isolate the effect of the difference between our benchmarks and Cilk benchmarks, when needed.

For the parallel executions, all schedulers produce exactly the same computation DAG for all benchmarks, with the exception of the `sort` benchmark, for which Cilk Plus uses a different granularity control technique for the parallel loops (creating $S^P$ subtasks). For our measurements, we used a 32-core, 2.0GHz Intel machine with 1TB of RAM (our benchmarks use a fraction of the available memory). We consider just 30 out of the 32 total cores in order to reduce interference with the operating system. The baseline performance is, for each benchmark, from the single-core run time of the purely-sequential version of the code. To tame the variance observed in the measures when running with 30 cores (usually 5% to 10% noise), we averaged the measures over 20 runs.
Benchmarks. As benchmark, we consider three classic programs ported from Cilk and a number of programs from Blelloch et al.'s recent problem-based benchmark suite (PBBS) [3]. Cilk benchmarks include cilksort, which is based on a parallel version of merge-sort; matmul, which multiplies two dense matrices in place using a cache-efficient, divide-and-conquer algorithm [16]; and fibonacci, which computes Fibonacci number using the exponential algorithm. This last benchmark is useful to perform analyses without observing interference from the memory. PBBS benchmarks include internally-deterministic parallel programs targeting Cilk: matching, which computes the maximal matching of an undirected graph; MIS, which computes the maximal independent set of an undirected graph; hull, which computes a 2-dimensional convex hull; and sample-sort, which is a low-depth, cache-efficient version of the classic sample sort algorithm. Note that two of the benchmark programs, namely matching and MIS, make use of atomic CAS instructions [3], but the others do not.

Terminology. We use the following terminology: ‘Our WS’ refers to our work-stealing algorithm that uses no atomic read-modify-write instructions for stealing work but uses fetch-and-add operations for join resolution; ‘Our JR’ refers to our join-resolution algorithm without atomic read-modify-write operations. We use our join-resolution algorithm only with our work-stealing algorithm. ‘Our WS+JR’ refers to our implementation of the Chase-Lev algorithm. ‘Cilk Plus’ refers to Cilk Plus. All these approaches (‘PD/CAS’, ‘Chase Lev’, and ‘Cilk Plus’) use the optimized fetch-and-add based join resolution (Section 2).

Work Stealing. To understand the overheads of our work-stealing algorithm (described in Section 4.3), we can compare its performance to the private-deques algorithm with CAS’s, which differs from our algorithm only in how the steals are performed. Table 1 reports on the absolute speedups of these algorithms and on the relative differences between the three. Our algorithm is consistently the same or slightly faster, except for one case where it is 5% slower. Our algorithm is on average 1.2% faster. These measurements show that even on current architectures, where CAS operations are cheap, there is no measurable overhead to eliminating them from work stealing.

Table 2 gives the speedup and absolute run time of Cilk Plus and Chase Lev (smaller % is better).

while there is a lot of work on scheduling for parallel computations on hardware shared memory machines, all of the previous work relies on synchronization operations such as locks, memory fences, and atomic read-modify-write operations. Some research has looked into eliminating memory fences, sometimes by using alternative synchronization constructs like atomic read-modify-write operations [2, 5, 9, 16, 31]. There is a lot of work on scheduling for parallel computations on hardware shared memory machines, all of the previous work relies on synchronization operations such as locks, memory fences, and atomic read-modify-write operations. Some research has looked into eliminating memory fences, sometimes by using alternative synchronization constructs like atomic read-modify-write operations [2, 5, 9, 16, 31].
worker indefinitely if that worker is suspended by the operating system. This problem, however, appears not too difficult to remedy.

To eliminate memory fences and atomic read-modify-write operations, our algorithms use explicit communication between processors. Our algorithms therefore have some similarities to distributed algorithms, which communicate by message passing. There has been much work on distributed scheduling algorithms considering both the receiver- and sender-initiated approaches [1, 10, 11, 13, 30]. In the sender-initiated approach, busy processors periodically share work with other idle (low-load) processors; in the receiver-initiated approach idle (low-load) processors demand work from busy (high-load) processors. Both approaches perform quite well though certain specifics regarding delays and system load can make one preferable over the other. Our algorithms differ from distributed algorithms because they use shared memory for storing the shared state (e.g., threads) between processors. In addition, for efficient steals, our work-stealing algorithm allows certain data races; for efficient join resolutions, it carefully creates and manages message channels.

9. Conclusion

This paper shows that it is possible to perform work-stealing and join-resolution without atomic read-modify-write operations and memory fences. In our algorithms, as in distributed algorithms, processors communicate explicitly. Unlike in distributed algorithms, our algorithms take advantage of shared memory by, for example, sharing state and permitting and taking advantage of data races. Our algorithms seem practically efficient, and we informally reason, that they are efficient in theory. Such proofs, left to future work, seem non-trivial especially because of the partial-synchrony-like assumptions required to account for the effects of the weak memory model.

References


A. Experiments

**Detailed description of test machine.** Our test machine hosts four eight-core Intel Xeon X7550 [23] chips with each core running at 2.0GHz. Each core has 32Kb each of L1 instruction and data cache and 256 Kb of L2 cache. Each chip has an 18Mb L3 cache that is shared by all eight cores. The system has 1Tb of RAM and runs Debian Linux (kernel version 3.2.21.1.amd64-smp). We consider just 30 out of the 32 total cores in order to reduce interference with the operating system. All of our code is compiled by the CilkPlus GCC (v4.8.0 20120625) with the -O2 option.

**Thread granularity.** For simplicity, we make the assumption that the granularity of threads is controlled appropriately, so that it suffices to check between every two threads whether the time has come to call the communication functions. (Otherwise, local interrupts can be used, as described in [1].)

**Input data.** The input sizes of the benchmarks are as follows: *cilksort*: random and exponentially-distributed, 240m integers, *matmul*: square matrix of size 3500, *fibonacci*: n = 50, *matching* and *MIS*: 3-d grid with 140m nodes, random graph with 500m nodes and 5b edges, and rMat graph with 500m nodes and 5b edges, *hull*: uniform and plummer with 800m points, *sample-sort*: random and exponentially-distributed, 240m doubles.

**In-depth analysis of our results.** By comparing with the performance of the Chase-Lev algorithm, and by investigating detailed statistics on the runs, we can identify several causes of the difference in performance of our algorithm with respect to Chase-Lev and Cilk Plus. Tables 8 and 9, and Table 10 show the three key statistics: number of steals, total parallel work, and relative idle time. Total parallel work is measured by summing the running times of all the sequentialized leaves of the call tree. The statistics show that the two algorithms which use concurrent deques achieve a slightly better utilization of the cores by performing quicker steals. However, better utilization does not always pay off because in a few cases there is a corresponding increase in the number of steals, cache misses, and in a few cases CAS conflicts. We see the impact of the cache misses and CAS conflicts by examining the total parallel work measures, which show that, for example for *matching* (eggrid2d), poorer utilization correlates with less total parallel work. In this case, better utilization of cores effectively slows down the application by creating a bottleneck on the memory. Another cause of their relative poor performance is that the concurrent deques algorithms have to pay for the cost of the fence, which we have measured, when running with a single processor, to represent almost 5% of overhead.

<table>
<thead>
<tr>
<th></th>
<th>Our WS</th>
<th>Our WS + Our JP</th>
<th>Chase Lev</th>
<th>PD/CAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>matmul</td>
<td>2199</td>
<td>+0.9</td>
<td>+1.8</td>
<td>-3.1</td>
</tr>
<tr>
<td>cilksort</td>
<td>3169</td>
<td>-13.0</td>
<td>+2.6</td>
<td>-1.3</td>
</tr>
<tr>
<td>cilksort</td>
<td>3127</td>
<td>-9.4</td>
<td>+4.8</td>
<td>-7.4</td>
</tr>
<tr>
<td>fib</td>
<td>833</td>
<td>-14.1</td>
<td>+7.8</td>
<td>-7.3</td>
</tr>
<tr>
<td>matching (eggrid2d)</td>
<td>63449</td>
<td>-25.7</td>
<td>+15.4</td>
<td>+2.9</td>
</tr>
<tr>
<td>matching (egrlg)</td>
<td>74326</td>
<td>-21.2</td>
<td>+13.4</td>
<td>+2.1</td>
</tr>
<tr>
<td>matching (egrmat)</td>
<td>74118</td>
<td>-21.5</td>
<td>+13.3</td>
<td>+2.5</td>
</tr>
<tr>
<td>MIS (grid2d)</td>
<td>31328</td>
<td>-29.5</td>
<td>+13.9</td>
<td>+0.4</td>
</tr>
<tr>
<td>MIS (rlg)</td>
<td>40223</td>
<td>-27.0</td>
<td>+13.6</td>
<td>+3.1</td>
</tr>
<tr>
<td>MIS (rmat)</td>
<td>40840</td>
<td>-26.3</td>
<td>+12.5</td>
<td>+1.7</td>
</tr>
<tr>
<td>hull (plummer2d)</td>
<td>8780</td>
<td>-21.4</td>
<td>+8.9</td>
<td>+2.9</td>
</tr>
<tr>
<td>hull (uniform2d)</td>
<td>10915</td>
<td>-16.0</td>
<td>+5.8</td>
<td>-0.7</td>
</tr>
<tr>
<td>sort (exptseq)</td>
<td>3852</td>
<td>-14.1</td>
<td>+10.5</td>
<td>+3.3</td>
</tr>
<tr>
<td>sort (randdbseq)</td>
<td>3953</td>
<td>-13.4</td>
<td>+9.1</td>
<td>-1.8</td>
</tr>
</tbody>
</table>

![Figure 8. Number of steals.](image)

<table>
<thead>
<tr>
<th></th>
<th>Our WS</th>
<th>Our WS + Our JP</th>
<th>Chase Lev</th>
<th>PD/CAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>matmul</td>
<td>64.3</td>
<td>-2.7</td>
<td>+17.4</td>
<td>-1.9</td>
</tr>
<tr>
<td>cilksort</td>
<td>36.1</td>
<td>-0.4</td>
<td>-0.5</td>
<td>-0.9</td>
</tr>
<tr>
<td>cilksort</td>
<td>41.5</td>
<td>+0.6</td>
<td>-0.8</td>
<td>-0.2</td>
</tr>
<tr>
<td>fib</td>
<td>107.0</td>
<td>0.0</td>
<td>-1.0</td>
<td>+0.9</td>
</tr>
<tr>
<td>matching (eggrid2d)</td>
<td>42.0</td>
<td>-2.6</td>
<td>+9.8</td>
<td>+2.4</td>
</tr>
<tr>
<td>matching (egrlg)</td>
<td>108.0</td>
<td>-0.0</td>
<td>+25.7</td>
<td>-0.7</td>
</tr>
<tr>
<td>matching (egrmat)</td>
<td>92.8</td>
<td>-0.7</td>
<td>+11.6</td>
<td>+7.4</td>
</tr>
<tr>
<td>MIS (grid2d)</td>
<td>16.0</td>
<td>-2.0</td>
<td>+13.4</td>
<td>+0.2</td>
</tr>
<tr>
<td>MIS (rlg)</td>
<td>50.5</td>
<td>-7.8</td>
<td>-1.7</td>
<td>-9.7</td>
</tr>
<tr>
<td>MIS (rmat)</td>
<td>53.0</td>
<td>-2.2</td>
<td>+11.9</td>
<td>+5.7</td>
</tr>
<tr>
<td>hull (plummer2d)</td>
<td>28.5</td>
<td>-0.4</td>
<td>-2.4</td>
<td>+0.9</td>
</tr>
<tr>
<td>hull (uniform2d)</td>
<td>65.7</td>
<td>-2.1</td>
<td>-0.8</td>
<td>-1.8</td>
</tr>
<tr>
<td>sort (exptseq)</td>
<td>22.9</td>
<td>-0.5</td>
<td>+0.0</td>
<td>-0.6</td>
</tr>
<tr>
<td>sort (randdbseq)</td>
<td>37.0</td>
<td>+0.5</td>
<td>-0.4</td>
<td>-0.3</td>
</tr>
</tbody>
</table>

![Figure 9. Total parallel work (i.e., total time spent in processing the sequentialized leaves of the computation tree; smaller % is better).](image)
<table>
<thead>
<tr>
<th></th>
<th>Our WS (rel. idle %)</th>
<th>Our WS (+ Our JP)</th>
<th>Chase Lev (%)</th>
<th>PD/CKS (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>matmul</td>
<td>0</td>
<td>+12.6</td>
<td>-77.6</td>
<td>-8.9</td>
</tr>
<tr>
<td>cilksort</td>
<td>1</td>
<td>-32.1</td>
<td>-89.2</td>
<td>-32.1</td>
</tr>
<tr>
<td>cilksort</td>
<td>0</td>
<td>+34.2</td>
<td>-81.8</td>
<td>-14.0</td>
</tr>
<tr>
<td>fbp</td>
<td>0</td>
<td>+73.7</td>
<td>-67.3</td>
<td>+79.0</td>
</tr>
<tr>
<td>matching</td>
<td>5</td>
<td>+82.0</td>
<td>-73.8</td>
<td>-3.3</td>
</tr>
<tr>
<td>matching</td>
<td>3</td>
<td>+81.4</td>
<td>-80.4</td>
<td>+5.6</td>
</tr>
<tr>
<td>matching</td>
<td>3</td>
<td>+93.8</td>
<td>-77.3</td>
<td>+2.6</td>
</tr>
<tr>
<td>MIS</td>
<td>5</td>
<td>+104.2</td>
<td>-71.2</td>
<td>-4.4</td>
</tr>
<tr>
<td>MIS</td>
<td>2</td>
<td>+121.4</td>
<td>-76.5</td>
<td>+2.1</td>
</tr>
<tr>
<td>MIS</td>
<td>2</td>
<td>+104.4</td>
<td>-78.7</td>
<td>-4.2</td>
</tr>
<tr>
<td>hull</td>
<td>6</td>
<td>-4.1</td>
<td>-14.2</td>
<td>+25.7</td>
</tr>
<tr>
<td>hull</td>
<td>1</td>
<td>+29.4</td>
<td>-28.0</td>
<td>-14.9</td>
</tr>
<tr>
<td>sort</td>
<td>2</td>
<td>+3.1</td>
<td>-63.0</td>
<td>+37.5</td>
</tr>
<tr>
<td>sort</td>
<td>1</td>
<td>+1.7</td>
<td>-66.6</td>
<td>+47.7</td>
</tr>
</tbody>
</table>

Figure 10. Relative idle time (smaller % is better).

B. Correctness proof

B.1 Overview of the proof

The structure of the proof is as follows. First, we describe the abstract semantics, which gives a high-level description, in terms of nodes and edges, of valid scheduling behavior. Second, we describe the relation between the concrete semantics, which corresponds to the pseudo-code given in the paper, and the abstract semantics. This relation captures in particular all the invariants of work stealing executions. The invariants on the concrete state include constraints on the private and shared variables, including contents of the buffers for shared variables. Then, we prove that the load balancing algorithm and join resolution algorithm are correct in that they preserve the relation between the concrete state and an appropriate abstract state. This shows that the concrete semantics never displays behavior that is invalid according to our abstract definition. We also argue for the liveness of our entire scheduling algorithm. Putting all the pieces together, we are able to conclude that Theorem 5.1 is correct.

In order to show Lemma 5.2, we must show that the invariants we define hold under any transition of the concrete state. These transitions are:

1. One processor executes any atomic instruction from the scheduler or program code.
2. The last item in one processor’s write buffer is flushed to main memory. An invariant that holds under this kind of transition is called stable.

In order to prove that the invariants are stable under flush operations, we present a technique to reason modularly about the x86-TSO shared memory. We decompose the store buffer of each processor as a collection of store buffers, one per memory cell. When needed (and only when needed) we state constraints relating the times at which a same processor has pushed two different writes in its store buffer.

**Notation.** For a memory location $x$, we write $X$ the value of this location in the shared memory, and we write $\bar{X}^i$ the list of values that correspond to the write requests stored in the buffer of processor $i$ for the location $x$. We follow the convention that the more recent request is at the head of the list. Moreover, for convenience, we introduce two other pieces of notation related to shared memory locations. We write $\bar{X}^2$ for the concatenation of the list $\bar{X}^1$ with the value $X$. We write $X^i$ the value at the head of the list $\bar{X}^i$. This value corresponds exactly to the value value returned when processor $i$ reads at location $x$. Finally, we introduce notation to refer to local (non-shared) variables in the pseudocode, when the processor whose stack contains the variable is clear from context. The notation $x_n$ refers to the value of variable $x$ at line $n$ in the pseudocode.

**Outline.** We first present formal definitions of abstract and concrete states. Abstract states and their transitions are defined in Appendix B.2. The definition of abstract states is extended with additional information and invariants relating to work stealing in Appendix B.3. The relation $R$ between abstract and concrete states is defined in Appendix B.4. Lemma 5.2, which states that all concrete transitions preserve this relation, is then proved in stages. Appendix B.5 proves the stability of invariants related to the load balancing algorithm, and proves that all invariants hold under atomic transitions in the load balancing algorithm. Appendix B.6 gives similar proofs for the join resolution algorithm. Appendix B.7 puts the pieces together to prove Lemma 5.2. Liveness is proven in Appendix B.8, which sets up the proof of Theorem 5.1 in Appendix B.9.

B.2 Abstract semantics

We first describe an abstract semantics which describes abstractly what we consider to be valid behavior of any scheduler (not necessarily a work-stealing scheduler.) An abstract state gives the state of the abstract scheduler at any point in time. The abstract semantics describes how valid abstract states transition to one another.

**Definition 1** (Representation of the abstract state). An abstract state $A$ is represented as a tuple $(N, E, X, M)$ and consists of:

- $N$: a set of nodes, representing threads to be scheduled.
- $E$: a set of edges $(n_1, n_2)$, where $n_1, n_2 \in N$. If $(n_1, n_2) \in E$, then the thread corresponding to $n_2$ depends on $n_1$ and cannot be scheduled until $n_1$ completes.
- $X$: a map that binds a processor id either to NO_CODE or to a pair $(n, k)$ where $n \in N$ and $k$ describes the remaining computation to be performed.
In future definitions, we let \( n \) range over nodes, \( e \) range over edges, and \( i \) over processor identifiers.

The abstract state allows us to determine certain properties of threads, which will be defined here.

**Definition 2** (Running nodes). In a state \((N, E, X, M)\), a node \( n \in N \) is running if there exist \( i \) and \( k \) such that \( X[i] = (n, k) \).

**Definition 3** (Ready nodes). In a state \((N, E, X, M)\), a node \( n \in N \) is ready if \( n \) has no incoming edges, that is, \( \forall n' \in N. (n', n) \notin E \).

Figure 11 represents an abstract state as a graph. This graph appears to have the structure of a tree, but with edges reversed (pointing toward the root.) Indeed, Lemma B.1 will show this to be the case in general. The “leaves” of the reverse tree (nodes with no incoming edges) are labelled with a processor \( i \) such that \( X[i] = (n, k) \) for some \( k \). These are the running nodes.

We now define abstract transitions, which complete the abstract semantics by providing a set of rules by which the scheduler can change from one abstract state to another.

**Definition 4** (Abstract transitions). Figure 12 shows the definition of the relation \( A \rightarrow A' \), which describes the allowed transitions for abstract states. Compositions of these transition rules capture all of the behaviors which we allow of our abstract scheduler. The auxiliary function \textit{Step} executes one (atomic) instruction from the code, returning the new state of abstract memory and the remaining code. The auxiliary function \textit{BodyOf} returns the code associated with a node. Rule \textit{Start} starts executing a ready node \( n \) on an idle processor. Rule \textit{Step} performs an atomic step in a running node and updates the continuation and memory. Rule \textit{Fork} removes a forking node, replacing it with nodes \( n_1, n_2 \) and \( n_j \), where \( n_j \) depends on both \( n_1 \) and \( n_2 \) and \( n_j \) inherits any outgoing edges of \( n \). Rule \textit{End} removes a running node \( n \) without forking.

**Definition 5** (Accessible abstract state). An abstract state \( A \) is accessible if it can be reached by a sequence of transitions from an abstract initial state, that is, if \( (\{n_0\}, \emptyset, \emptyset) \rightarrow^* A \) holds for some \( n_0 \).
We can now prove by induction on the relation that the graph \((N, E)\) maintains the structure of a reverse tree, as described informally above.

**Lemma B.1** (Reverse tree). If \((N, E, X, M)\) is an accessible abstract state, then it forms a reverse tree in the sense that \((N, E^R)\), where \(E^R = \{(n_2, n_1) \mid (n_1, n_2) \in E\}\), is a tree with nodes of arity at most 2.

**Proof.** By induction on the reduction sequence, maintaining the property that only ready nodes can be running (i.e., assigned by \(X\)). We consider each of the rules that may apply.

- **Rule START:** does not change the graph \((N, E)\), and ensures that the assigned thread is ready.
- **Rule STEP:** does not change the graph \((N, E)\), and thread not change the set of running threads.
- **Rule FORK:** replacing the node \(n\) by \(n_j\) in the tree preserves its structure; adding two new nodes \(n_1\) and \(n_2\) with associated edges pointing to \(n_j\) also preserves the tree structure.
- **Rule END:** removes a ready node and its associated edges; because the node is ready, it corresponds to a leaf, so removing it preserves the reverse tree structure.

\[\square\]

### B.3 Work stealing states

The definition of the abstract scheduler enforces rules that must hold for any valid scheduler (for example, processors may execute only one thread at a time and may only start ready threads) but makes no mention of the scheduling mechanism. In particular, a work-stealing scheduler imposes additional invariants on the state. We extend abstract states with additional information relating to work stealing, and strengthen the induction hypothesis of the proof with the additional work-stealing invariants. We refer to these extended abstract states as **work stealing states**.

The state of a work-stealing scheduler must include an assignment of ready threads to processors (the threads in each processor’s deque). It also includes information about the threads on which a non-ready thread depends (its parents.) Since these parent threads arose from a forking thread, we refer to these as the *branches* of a join, and label them as the left and right branches, keeping with prior literature on work stealing. The right branch may be stolen by another processor, resulting in a remote join or may remain at the original processor in a local join. For reasons relating to the proof, we add an additional designation to represent single branches of join threads which currently have only one parent. If the right branch of a remote join finished before the left, we will re-designate the left branch as a single branch. For technical reasons, we need not do this in the case of a left branch finishing first. In a local join, the left branch will always finish first because it is pushed onto the queue first.

We also assign some nodes an *owner*, if it is clear that the node has exactly one processor “responsible for it.” This includes nodes in a processor’s deque, but also non-ready nodes both of whose parents are owned by the same processor.

The following definitions formalize branch and ownership labeling.

**Definition 6** (Branch labeling). In an accessible state \((N, E, X, M)\), a branch labeling is a map that binds each edge \(e \in E\) to a value from the set \{LEFT, RIGHT, SINGLE\}, in such a way that the following two conditions are satisfied:

- if \(Branch(n_1, n_j) = SINGLE\), then the edge \((n_1, n_j)\) must be the only incoming edge of \(n_j\).
- if \(Branch(n_1, n_j) = LEFT\), then there must exist an edge \((n_2, n_j) \in E\) such that \(Branch(n_2, n_j) = RIGHT\).
- if \(Branch(n_1, n_j) = RIGHT\), and if there exists another edge \((n_2, n_j) \in E\), then \(Branch(n_2, n_j) = LEFT\).

Note: if a branch is tagged LEFT, then the corresponding right branch must belong to the tree; however, if a branch is tagged RIGHT, then the corresponding left branch might be absent. If \((n_1, n_2) \in E\) and \(Branch(n_1, n_2) = b\), we will sometimes write \((n_1, n_2, b) \in E\).

**Definition 7** (Ownership labeling). In an accessible state \((N, E, X, M)\), an ownership labeling is a map that binds each node in \(N\) to either a processor id or to the constant NO_OWNER, in such a way that, if we call this map \(Owner\) and define \(OwnedBy(i)\) as \(\{n \in N \mid Owner(n) = i\}\), the following three conditions are satisfied:

- if \(i \neq j\) then the set of nodes \(ClaimBy(i)\) and the edges between them form a subtree of \((N, E)\).
- if \(i \neq j\) then the set of nodes \(ClaimBy(i)\) and the edges between them form a subtree of \((N, E)\).
- if \(i \neq j\) then the set of nodes \(ClaimBy(i)\) and the edges between them form a subtree of \((N, E)\).

\[\square\]

**Definition 8** (Work stealing state). We say that \(A\) is a **work stealing state** if \(A\) is an accessible abstract state such that there exists a branch labeling \(Branch\) and an ownership labeling \(Owner\) for this state \(A\). In this case, we write \(Workstealing(A, Branch, Owner)\).

### B.4 Relation between abstract and concrete states

The following definitions operate on the abstract state and are helpful to characterize the parts of the abstract state corresponding to the content of certain data structures involved in the concrete states.

**Definition 9** (Deque). In a work stealing state \((A, Branch, Owner)\), we define \(Deque(i)\) to be the list of leaf nodes in the subtree \(OwnedBy(i)\) listed in the order in which they appear in the tree, from left to right.

Recall that open remote joins must be watched by the two processors responsible for resolving that join. That is, if \((n_1, n_1, b_1) \in E\), then \(n_j\) is a join thread that must be watched by two processors. Since each processor must know whether it is watching the left or right branch of the join, it is sometimes convenient to instead talk about processors watching edges. This hints at part of the relation between...
the abstract and concrete states: while nodes in the abstract state correspond to concrete threads, edges in the abstract state correspond to continuations. Since concrete watch lists contain continuations, abstract watch lists will contain edges. That is, one processor, \( i \), will watch \((n_1, n, b_1)\) and another, \( j \), will watch \((n_2, n, b_2)\). We write \( \text{Watcher}(n_1) = i \) and \((n_1, n, b_1) \in \text{Watchlist}(i)\), and similarly for \( n_2 \) and \( j \).

These notations are defined below.

**Definition 10** (Watcher processor). In a work stealing state \((A, \text{Branch}, \text{Owner})\), we define \( \text{Watcher} \) to be a map that binds each node \( n \in N \) to the identifier of the owner of the leftmost leaf accessible from \( n \). The formal definition is by recursion on the tree. If \( \text{Owner}(n) \) is equal to some processor id \( i \) (this is always the case when \( n \) is a leaf) then we let \( \text{Watcher}(n) = i \). Otherwise, if \( \text{Owner}(n) \) is equal to NO_OWNER then we let \( \text{Watcher}(n) = \text{Watcher}(n') \) where \( n' \) is the left parent of \( n \) if it exists, or the unique parent otherwise.

**Definition 11** (Watch list). In a work stealing state \((A, \text{Branch}, \text{Owner})\), we define \( \text{Watchlist} \) to be a map that binds each processor to the set of edges that it is responsible for watching periodically. Intuitively, \( \text{Watchlist}(i) \) corresponds to the edges whose source node is owned by no processor but watched by \( i \), and which are not the only incoming edge into the destination node. Formally,

\[
\text{Watchlist}(i) = \{(n_j, b_1) | \exists n_1, n_2, b_1, b_2, n_1 \neq n_2, \text{Watcher}(n_1) = \text{NO}\_\text{OWNER}, (n_1, n_j, b_1) \in E, (n_2, n_j, b_2) \in E, i = \text{Watcher}(n_1)\}
\]

In Figure 14, the running example tree from the previous subsections is annotated with information relating to deques and watchers. The deque of each processor is circled. Note that the running thread is the leftmost thread of each deque and is specially marked. For each open remote join, its two incoming edges are marked with the number of the processor watching that continuation. In all cases, this is the owner of the leftmost leaf of the subtree rooted at the edge’s source node.

We are now ready to define the relation \( R \) that relates an abstract state with a concrete state. This relation is built from a large number of invariants, some enforcing properties of either the abstract or concrete states, and some enforcing relations between them. Intuitively, the relation need only ensure that the data structures of the concrete state (the deques of the processors, the dependencies recorded in the continuation structures, etc.) reflect the structure of the abstract state. As long as this relation holds, the scheduler can be considered valid.

However, we must include more information in the relation in order to ensure that it is preserved over concrete transitions. This is similar to strengthening the induction hypothesis of an inductive proof. In particular, we require that the abstract state is a work-stealing state, and include in the large relation \( R \) some sub-relations that mention the branch and ownership assignments and the corresponding data structures of the concrete state.

**Definition 12** (Relation between abstract and concrete states). Given an abstract state \( A \) and a concrete state \( C \), the relation \( R \_A \_C \) holds if there exists \( \text{Branch} \) and \( \text{Owner} \) such that \((A, \text{Branch}, \text{Owner})\) is a work stealing state, if there exists a bijection \( \phi \) between nodes of the concrete state \( A \) and thread objects allocated in the concrete state \( C \), and if all the invariants listed below are true. In the statement of these invariants, we let \((N, E, X, M)\) be the components of the abstract state \( A \). Moreover, we let \( D \) denote the array of deque objects \( \text{deque[i]} \) let \( W \_i \) denote the array of watch lists \( \text{watchlist[i]} \), let \( K \_i \) denote the array of current continuations \( \text{cur\_cont[i]} \), let \( \text{Mem}(C) \) denote the concrete application state, all of which are allocated in the concrete state \( C \). \( L \_i \) denotes the next line of code (numbered based on the pseudocode figures presented in this paper) to be executed by processor \( i \). We denote continuations by \( \{t, b\} \), where \( t \) is the continuation task and \( b \) is the branch.

We introduce the invariants by category, starting each category with an informal description of those invariants.
• **Deques:** The abstract set $\text{Deque}(i)$ matches the concrete deque $D_i$, using $\phi$ to map nodes to threads. If a thread is currently running or being stolen, it will appear in the abstract state but not the concrete deque. These threads are concatenated to the deque to complete the bijection.

  - $R_D$: For each processor $i$, the list obtained by mapping $\phi$ over $\text{Deque}(i)$ is equal to the concatenation of $\text{RunningThread}(i)$ and $D_i$ (items taken from the bottom of the deque to the top) and $\text{MigratingThread}(i)$, where $\text{MigratingThread}$ is defined in the load balancing protocol and where $\text{RunningThread}(i)$ is the singleton list made of $\phi(n)$ if $X[i] = (n, k)$ for some $k$, is the singleton made of $t_{41}$ if $L_i \in [42; 43]$ (between pop and run), and is the empty list otherwise.

• **Threads:** The bijection $\phi$ correctly maps nodes and edges of the abstract state to corresponding concrete structures: the run method of the thread is preserved (i.e. the node and thread have the same code), and the continuation of $\phi(n)$ corresponds to the outgoing edge of $n$.

  - $R_T_1$: The bijection $\phi$ maps nodes to thread objects with corresponding run methods, in the sense that for any $n \in N$, we have $\text{BodyOf}(n) = \phi(n).\text{run}$.

  - $R_T_2$: The continuations of the threads implement the edges of the abstract state in the following sense: for any $n \in N$, if $(n, n') \in E$, then $\phi(n).\text{conti} = \{\phi(n'), \text{Branch}(n, n')\}$, where this equality holds in the eye of processor $i$ if $\text{Owner}(n)$ is $i$, and holds in the eye of all processors if $\text{Owner}(n)$ is NO\_OWNER.

• **Current continuations:** For all processors $i$, the continuation of the thread assigned to $i$ is correctly stored in the current-continuation variable $L_i$ in the following sense:

  - $R_{C1}$: If $X[i] = (n, k)$ for some $k \neq \text{fork}(\cdot)$ or if $L_i \in [45; 47]$ (beginning of the fork function), then $K_i = \phi(n).\text{conti}$.

  - $R_{C2}$: If $X[i] = \text{NO\_CODE}$, then $K_i = \text{NULL} \lor L_i = 43$ (after assigning the current continuation but before running the run method).

• **Running threads:** For all processors $i$, the thread assigned to $i$ in the abstract state matches that running on $i$ in the concrete state, in the following sense:

  - $R_{X_1}$: $L_i \in \phi(n).\text{run}$ for some $n \in N \Rightarrow X[i] = (n, k)$ for some $k \neq \text{noop}$.

  - $R_{X_2}$: $L_i \in [45, 53] \Rightarrow X[i] = (n, \text{fork}(n_1, n_2, n_3))$ for some $n, n_1, n_2, n_3$ such that $t_{45} = \phi(n_1), t_{245} = \phi(n_2), t_{j_{45}} = \phi(n_j)$.

  - $R_{X_3}$: otherwise, $X[i] = \text{NO\_CODE}$.

  - $R_{X_4}$: $X[i] = (n, k)$ for some $n, k \neq \text{noop} \Rightarrow L_i \in \phi(n).\text{run}$. Remark: by invariant $R_T_1$, the code $\phi(n).\text{run}$ corresponds to $k$.

  - $R_{X_5}$: $X[i] = (n, \text{noop}) \Rightarrow L_i \in \{44\} \cup [55, 132]$ (running the handle\_cont function) Remark: $X[i]$ could also be $\text{NO\_CODE}$ when $L_i$ is in this range.

  - $R_{X_6}$: $X[i] = (n, \text{fork}(n_1, n_2, n_3))$ for some $n, n_1, n_2, n_j \Rightarrow L_i \in [45, 53] \land t_{45} = \phi(n_1), t_{245} = \phi(n_2), t_{j_{45}} = \phi(n_j)$ (running the fork function with matching arguments).

• **Application State:** The application state (which is stored as a concrete representation of memory even in the abstract state) must match in $A$ and $C$.

  - $R_{A1}$: $M = \text{Mem}(C)$

• **Watchlists:** The concrete watch list for each processor $i$ contains all and only the continuations corresponding to edges in $\text{Watchlist}(i)$, except when watch lists are being transferred. We let $\text{Wtrans}_i$ denote a watch list being transferred to $i$ and enforce that all of the
continuations in this watch list belong in the abstract watch list of \( i \). We also define the shorthand \( W(i, n, b) \) to indicate that \((n, n_j, b)\) is in \( i \)'s abstract watch list for some \( n_j \). Formally:

Let \( W(i, n, b) = \exists n_j. (n, n_j, b) \in Watchlist(i) \land \phi(n).status[b] \) = WORK \land \lnot B_i.\phi(n) \) (the property \( B \) will be defined in the load balancing section).

Let \( Wtrans_i = \text{if } L_i \in [141, 150] \land t.status[b] \) = TRANSFER\{S\} then S else \( \emptyset \), where \( i \) is the processor that "owns" \( t.status[b] \). This concept will be defined formally in the proof of the join resolution protocol.

Let \( Wlinc = \{87, 103, 121, 142\} \). These are lines of code at which the state of the watch lists may be inconsistent.

\[ \begin{align*}
R_W_1: & \text{For all } n, \{\phi(n), b\} \in W_i \Rightarrow W(i, n, b) \lor L_i \in Wlinc. \\
R_W_2: & W(i, n, b) \Rightarrow \{\phi(n), b\} \in W_i \lor \{\phi(n), b\} \in Wtrans_i. \\
R_W_3: & \{\phi(n), b\} \in Wtrans_i \Rightarrow W(i, n, b).
\end{align*} \]

The above are the main invariants relating the abstract and concrete states. At any point in time, they are sufficient to hold that the abstract state is a valid model of the concrete state of the scheduler. However, the proofs that the load balancing and join resolution protocols maintain the relation will require additional invariants, which will be introduced in the appropriate sections of the proof.

- **Load balancing invariants**: See Appendix B.5.
- **Join resolution invariants**: See Appendix B.6.

### B.5 Correctness of the load balancing algorithm

#### Notation

We introduce single-letter variables to represent the variables from the code. \( R \) denotes the round numbers (round). \( Q \) denotes the query fields (in\_query). \( T \) denotes the reception fields (received). We subscript these variables with the index of a processor, and we use the notation for describing the contents of store buffers and of the shared memory cell associated with the variables. We extend the notation \( x_b \) from the previous section, and use the notation \( j_{72}, r_{73}, t_{100} \) to refer to the variables in the stack of processor \( i \) when these variables are in its execution scope (these are the three specific variables that will be of special important to the proof, and the line numbers refer to the lines on which each variable is assigned the relevant value.)

**Definition 13** (Load balancing auxiliary variables). We introduce several auxiliary definitions to help in stating the invariants.

\[ \begin{align*}
A_i & \equiv L_i \in [71; 90] \\
& (i \text{ is in the main loop of the acquire function}) \\
B_i & \equiv A_i \land (\forall k \neq i. T^k_i = \text{nil}) \land (\bar{T}_i^0 = \text{null} : \text{nil} \lor (\bar{T}_i^0 = \text{nil} \land T_i = \text{null})) \\
& (i \text{ has set its reception field and is in the main loop of acquire}) \\
C_{i,j,r} & \equiv L_i \in [78; 82] \land j = j_{72} \land r = r_{73} \leq R_j^i \\
& (i \text{ has made an answer to } j \text{ at round } r \text{ and is waiting for an answer}) \\
E_{i,j,t} & \equiv L_i \in [78; 87] \land i \neq j \land j = j_{10} \land (\forall k \neq j. T^k_i = \text{nil}) \land ((\bar{T}_i^0 = t : \text{nil} \land H) \lor (\bar{T}_i^0 = \text{nil} \land T_i = t)) \\
& (i \text{ has obtained the thread } t \text{ from } j \text{ but has not yet pushed it its in deque}) \\
E_i & \equiv \exists j, t. E_{i,j,t}
\end{align*} \]

**Definition 14** (Migrating threads). We define \textit{MigratingThread} to be a map that binds each processor to a list of length zero or one, containing the thread that has just been popped from the deque and not yet sent, or the thread that has just been received and not yet pushed to the deque. More precisely,

- \textit{MigratingThread}(i) is the singleton list made of \( t_{100} \) if \( L_i \in [101; 103] \) (i has just popped a thread and not yet sent it).
- \textit{MigratingThread}(i) is the singleton list made of \( t \) if \( E_{i,j,t} \) is true (i has just obtained a thread \( t \) from \( j \) but has not yet pushed it to its deque).
- \textit{MigratingThread}(i) is the empty list otherwise.

Remark: this definition asserts that the ownership transfer (in the sense of the ownership labeling \textit{Owner}) happens at the moment where the sender writes the thread pointer into the reception field of the target.

We now define several invariants which are part of \( R \), but only relate to the load balancing protocol.

**Definition 15** (Load balancing Invariants). The following invariants are satisfied at any time during the execution.
\[ I_{A_1} \equiv \text{If } A_i \text{ is false then } \forall k. T_k^i = \text{nil}. \]
\[ I_{A_2} \equiv \text{If } A_i \text{ is false and if } \overrightarrow{Q}_i^j \text{ contains a query with id } i, \text{then round number of this query is less than } R_i^j. \]
\[ I_{R_1} \equiv \forall j \neq i. \overrightarrow{R}_j^i = \text{nil} \text{ (meaning that processors update only their own round numbers)}. \]
\[ I_{R_2} \equiv \overrightarrow{R}_i^j \text{ is a list of strictly decreasing values (meaning that round numbers only increase through time)}. \]
\[ I_{Q_1} \equiv \text{All the queries in } \overrightarrow{Q}_i^j \text{ have an id equal to } i \text{ (meaning that queries always contain the id of their sender)}. \]
\[ I_{Q_2} \equiv \text{All the queries in } \overrightarrow{Q}_i^j \text{ have a round number no greater than } R_i^j, \]
with one exception: the case where \( L_j = 111 \) (block function) and the query has round number \( R_i^j + 1 \).
\[ I_{Q_3} \equiv \text{If a query in } \overrightarrow{Q}_i^j \text{ has a round number equal to } R_i^j \text{ and an id } i \neq j \text{, then } C_{i,j,r} \text{ is true for } r = R_i^j \]
and this query is the last write in \( \overrightarrow{Q}_i^j \) and it occurred after the last write in \( T_i^j \).
\[ I_{T_1} \equiv \text{If } A_i \text{ is true (i in the main loop of acquire) then either } B_i \text{ or } E_i \text{ is true} \]
(in the first case, \( T_i^j \) is NULL, whereas in the second case \( T_i^j \) is or will soon become not NULL).
\[ I_{T_2} \equiv \text{If } L_i \in [84; 85] \text{ (just about to read the reception field) then } r_{\text{t}_3} < R_j, \text{ where } j = j_{T_2}. \]
\[ I_{T_3} \equiv \text{If } L_i \in [86; 85] \text{ (just read a non-null pointer) then } E_i \text{ is true and } T_j \text{ is the thread pointer read, where } j = j_{T_2}. \]

We prove all of these invariants stable under flushes from store buffers to main memory.

**Lemma B.2** (Stability of the invariants). The flush of any value from the tail of a store buffer to the shared memory is an operation that preserves the invariant.

**Proof.** Observation 1: variables of the form \( X^i \) are never affected by a flush of a write into the memory cell \( X \). Observation 2: a property that holds of all the values in a vector of the form \( \overrightarrow{X}^i \) is preserved by flushes of writes taken from this buffer. Observation 3: a property that holds of all the values in a vector of the form \( \overrightarrow{X}^i \) is preserved by flushes of writes taken from this buffer, if \( i \) is the only processor writing in \( X \). Observation 4: a property that holds of all the values in all the vectors of the form \( \overrightarrow{X}^i \) (for all \( i \)) is preserved by flushes of writes taken from this buffer. Observation 5: an assertion that a buffer \( X^i \) is empty is preserved by flushes because no flush can be performed.

\[ I_{A_1} \text{ Preserved, by observation 5.} \]
\[ I_{A_2} \text{ Preserved, by observation 2 and the fact that round numbers only increase.} \]
\[ I_{R_1} \text{ Preserved, by observation 5.} \]
\[ I_{R_2} \text{ Preserved, thanks to } I_{R_1} \text{ and because a flush would just trim the list } \overrightarrow{R}_i, \text{ preserving the fact that it is ordered in decreasing order.} \]
\[ I_{Q_1} \text{ Preserved, by observation 2.} \]
\[ I_{Q_2} \text{ Preserved, by observation 4 and the fact that round numbers only increase.} \]
\[ I_{Q_3} \text{ We use observation 3. Assume that the premise of } I_{Q_3} \text{ was true. If the round number of } j \text{ increases, then the premise becomes false, so the statement holds. Otherwise, we use the fact that } C_{i,j,r} \text{ is stable, which is true because round numbers can only increase. Also, the constraint on the order of the writes gets preserved.} \]
\[ I_{T_1} \text{ We show that both } B_i \text{ and } E_i \text{ are stable. For the stability of } B_i, \text{ there are two cases. If } k \neq i, \text{ we use observation 5. Otherwise, the flush originates from } T_i^j, \text{ which must therefore be non empty. In this case, the NULL value gets transferred to } T_i \text{ and } T_i^j \text{ becomes empty. For the stability of } E_i, \text{ we use a similar argument for the flush of the thread pointer } t. \text{ Also, the assertion } H \text{ is stable because it is an ordering constraint.} \]
\[ I_{T_2} \text{ Preserved, by the fact that round numbers only increase.} \]
\[ I_{T_3} \text{ Preserved, using the stability of } E_i \text{ established before.} \]

**Lemma B.3** (Increment of the round number). The incrementation of the round number of processor \( i \) at any time preserves all invariants, except when \( i \) has just sent a thread, in which case it must be the case that the thread pointer was sent just before.

**Proof.** Straightforward, because all invariants except \( I_{Q_3} \) always assert that a value is less than a round number. For \( I_{Q_3} \), the comparison to the round number appears in a premise, so changing the round number preserves the invariant, as explained in the previous lemma. The particular constraint on the thread pointer is needed to preserve invariant \( E_k \), where \( k \) is the processor to which \( i \) sends a thread.

The following lemmas show that the invariants are preserved under atomic instructions executed in the functions of the load balancing algorithm.

**Lemma B.4** (Correctness of the acquire function). Let \( A \) be an abstract state and \( C \) be a concrete state. If \( R \ A \ C, \text{ and } C \implies C', \text{ where this transition is accomplished by processor } i \text{ executing an atomic instruction in the acquire function, then either } R; A; C' \text{ or there exists } A' \text{ such that } A \implies A' \text{ and } R; A'; C' \).

**Proof.** We consider one by one each of the lines that perform a write operation and thereby modify the shared memory, and also all the lines that are mentioned as boundaries in the invariants.
Line 70. Before the execution of this line, $A_i$ is false, so the conclusions of $I_{A_1}$ and $I_{A_2}$ are true, so $(\forall k. T^k_i = \text{nil})$. After the execution of this line, the premise $A_i$ of $I_{T_i}$ becomes true. We show that this invariant is satisfied by proving $B_i$ to be true. Indeed, we have $(\forall k \neq i. T^k_i = \text{nil})$ and $T^1_i = \text{NULL} :: \text{nil}$.

Line 77. We have to show that $\mathcal{I}_{Q_1}, \mathcal{I}_{Q_2}$, and $\mathcal{I}_{Q_3}$ remain true. Let $j = j^k_2$ denote the target processor. $\mathcal{I}_{Q_1}$ remains true because the id associated with the query sent is $i$. $\mathcal{I}_{Q_2}$ remains true because the round number $r^L_{j3}$ associated with the query sent is the round number of $j$ as seen by $i$, that is, the value $R_j$. This value is, by invariant $\mathcal{I}_{R_2}$, less than $R^i_1$. $\mathcal{I}_{Q_3}$ remains true because after the write, $C_{i,j,r}$ holds: $I_i \in [78; 82]$ and $r^L_{j3} \leq R^i_1$ as we have just explained.

Line 81. Preserves invariants for exactly the same reasons as the send on line 77.

Line 84 (when reaching this line). First, if we exit the loop, then it means that the round number of $j$ read by $i$, that is, $R_j$, has become greater than $r^L_{j3}$. So, $\mathcal{I}_{T_i}$ is established. Second, we have to show $\mathcal{I}_{Q_3}$ to be preserved. Consider a query whose round number was equal to $R^i_1$ before existing the loop. When in the loop, we had $r^L_{j3} = R_j$. Because we exit the loop, it must be now the case that $r^L_{j3} < R_j$. Since $R_j \leq R^i_1$, the premise is now false, so the invariant is satisfied.

Line 85. The thread pointer $T^i_1$ is tested. By $\mathcal{I}_{T_i}$, either $B_i$ is true or $E_i$ is true. Assume that the value $T^i_1$ is not NULL. This implies that $B_i$ is false. So $E_i$ must be true. We thus establish $\mathcal{I}_{T_i}$.

Line 86. See the proof of the join protocol.

Line 87. Global invariant $R_D$ is maintained because $\mathcal{I}_{T_i}$ is now true because after this line $E_i$ becomes false since the function exits (the writing of the round number can be safely considered to happen before the push in the deque, since the deque is private).

Line 88. As proved separately in Lemma B.3, incrementing the round preserves all invariants.

\begin{lemma}[Correctness of the communicate function] The \textit{communicate} function preserves $R$ in the same way as defined in Lemma B.4.
\end{lemma}

\begin{proof}
We consider one by one each of the lines that perform a write operation. Note that \textit{communicate} is not called during \textit{acquire}, so we can assume $A_i$ to be false.

Line 103. Let $k = q_i$,$i$ denote the thread popped from the deque. When reaching this point in the code, $Q^1_i$ is a query such that its round number is equal to $R^i_1$. By invariant $\mathcal{I}_{A_1}$, queries in $Q^1_i$ with id $i$ all carry a round number less than $R^i_1$. So, it must be the case that $k \neq i$. By $\mathcal{I}_{Q_1}$, it must be the case that $Q^1_i = Q_i$. At this point, by $\mathcal{I}_{Q_3}$ applied to processor $k$ and this particular query, processor $k$ is such that $C_{k,i,r}$ is true for $r = R^1_k$, moreover, because this query has reached the shared memory, it must be the case that $T^k_i$ is empty. By definition of $C_{k,i,r}$, it must be the case that $i = j^k_2$. After the write in the reception field of $k$, $E_k$ becomes true, so $\mathcal{I}_{T_i}$ is preserved. At this point, we update the \textit{Owner} map: the node $n$ such that $\phi(n) = i$ is now mapped to processor $k$ instead of processor $i$.

Line 102. See proof of the join resolution protocol.

Line 104. By Lemma B.3, incrementing the round preserves all invariants, using for $E_{i,j,t}$ the fact that the write of the round number occurs after the write in the reception field of the target.

\end{proof}

\begin{lemma}[Correctness of the block function] The \textit{block} function preserves $R$ in the same way as defined in Lemma B.4.
\end{lemma}

\begin{proof}
The \textit{block} function is only called from inside the \textit{acquire} function, so we can assume $A_i$ to be true.

Line 110 We have to show that $\mathcal{I}_{Q_1}, \mathcal{I}_{Q_2}$ and $\mathcal{I}_{Q_3}$ remain true. $\mathcal{I}_{Q_1}$ remains true because the id associated with the query sent is $i$. $\mathcal{I}_{Q_2}$ remains true because the next line is 111. $\mathcal{I}_{Q_1}$ remains true because for this new query, the assumption $j \neq i$ is false.

Line 111. Invariant $\mathcal{I}_{Q_3}$ is now fixed, as the round number has caught up on the query. By Lemma B.3, incrementing the round number preserves all invariants.

\end{proof}

\begin{lemma}[Correctness of load balancing] Assume that an abstract state $A$ and a concrete state $C$ are related in the sense that relation $RAC$ holds. Then, for any transition $C \Rightarrow C'$ in the concrete state that involves a step in the acquire function, the block function or the communicate function, the relation $RAC'$ holds.
\end{lemma}

\begin{proof}
By definition of $RAC$, we have $(A, Branch, Owner)$. When performing load balancing, the computation graph does not change, so there is no transition on the abstract state $A$. The branch labeling does not change either. The ownership labeling is only updated at the time when a thread gets sent in the communicate function, as explained in the lemma associated with the verification of this functions.

\end{proof}

\subsection{Correctness of the join resolution algorithm}

The lemmas in this section show that the global invariants and relation between abstract and concrete states are preserved under transitions relating to the join algorithm. We first present helper definitions and invariants relating specifically to the join algorithm.
Definitions

In the invariants and the proof, we use the following additional helper definitions. \( P_k(n) \) is true if and only if processor \( k \) has executed line \( n \) in the current round of the join algorithm (with the current continuation.) \( F(l, v) \) states that location \( l \) contains, or will eventually contain, the value \( v \) and will not have any other value written to it later.

\[
P_k(n) \equiv L_k \text{ has held the value } n \text{ with the current continuation } c_{55}.
\]
\[
F(l, v) \equiv (l = v \land \bar{l} = \text{nil } \forall i) \lor (l = \text{WORK } \land \bar{l} = \{v\} \text{ for some } i \land \forall j \neq i, \bar{j} = \text{nil})
\]

In showing that invariants involving \( F(l, v) \) are preserved, it will be important to show that this condition is stable, that is, it is not violated when writes are flushed from write buffers into shared memory. This is proven in Lemma B.8.

Lemma B.8. The invariant \( F(l, v) \) is stable under any flush of a write buffer to shared memory.

Proof. Either \( l = v \) or \( l = \text{WORK}. \) If \( l = v \), then, for all \( i, \bar{i} = \text{nil} \) and no flush to \( l \) can occur. Suppose \( l = \text{WORK}. \) Then, there exists a processor \( i \) such that \( \bar{i} = \{v\}. \) Since for all \( j \neq i, \bar{j} = \text{nil} \), the flush to \( l \) must come from the write buffer of \( i \), resulting in \( l = v \) and \( \bar{l} = \text{nil}. \) This maintains the invariant.

Definition 16 (Ownership of status fields). We say \( S \) is a status field belonging to \( k \) if \( S = \text{t.status}[b] \) where \( \{t, b\} \) is either in \( W_i \) or is \( \phi(n).\text{cont} \) for a node \( n \) in the dequeue of \( i \) or already executed by \( i \).

Lemma B.9 (Uniqueness of status field ownership). A status field \( S \) belongs to at most one processor.

Proof. Deques are disjoint by the correctness of the load balancing algorithm, so no two processors can own the same thread, and the structure of the reverse tree ensures that distinct threads have distinct continuations. Watch lists are disjoint because \( \text{Watcher} \) is uniquely defined. A continuation \( \phi(n).\text{cont} \) cannot be in one processor’s deque and another processor’s watch list because this would imply \( \text{Owner}(n) \neq \text{NO}\_\text{OWNER} \) but \( \text{Owner}(n) \neq \text{Watcher}(n) \).

We next present the set of invariants specific to the join algorithm.

Invariants

Definition 17 (Permanent join algorithm invariants). \( \mathcal{I}_j \) enumerates four cases into which all join threads fall. The remaining invariants concern writes to status fields: only the owner of a status field may write to it, and may only write certain values depending on the value of the corresponding field. \( \mathcal{I}_j \) states that, under certain conditions, the value read by a processor was the last value written to it.

\( \mathcal{I}_{j1} \equiv \) For all \( n_j \in N, \) one of the following cases applies:

1. There doesn’t exist \( n_1 \) such that \((n_1, n_j) \in E, \) and processor \( k \) is running \texttt{resolve_join} with a continuation \( c \) such that \( c.\text{a.join} = \phi(n_1) \).
2. \((n_1, n_j) \in E, \) there does not exist \( n_2 \in N \) such that \((n_2, n_j) \in E, \) and no processor other than \( \text{Watcher}(n_1) \) is running \texttt{resolve_join} or \texttt{handle_cont} with a continuation \( c \) such that \( c.\text{join} = \phi(n_1) \).
3. \((n_1, n_j, \text{LEFT}) \) and \((n_2, n_j, \text{RIGHT}) \in E \)
4. There doesn’t exist \( n_1 \) such that \((n_1, n_j) \in E, \) and no processor is running \texttt{handle_cont} or \texttt{resolve_join} with a continuation \( c \) such that \( c.\text{a.join} = \phi(n_j) \).

In the following invariants, let \( k \) be any processor, \( S_k \) be a status field belonging to \( k \) and let \( S_\pi \) refer to the other status field of the same thread, that is, \( S_\pi = \text{t.status}[1 - b]. \)

\[
\mathcal{I}_{j2} \equiv \forall m \neq k, S_{k m} = \text{nil}.
\]
\[
\mathcal{I}_{j3} \equiv S_k \text{ consists of at most one instance of } \text{WORK} \text{ possibly preceded by:}
\text{READY (if } S_k = \text{WORK } \lor \text{S_k} = \text{NULL)}
\text{READY possibly preceded by } \text{TRANSFER}\{\} \text{ (if } S_k = \text{ACK)}
\text{ACK or } \text{READY (if } S_k = \text{READY } \lor \text{S_k} = \text{TRANSFER}\{\})
\]
\[
\mathcal{I}_{j4} \equiv S_k = \text{S_k} \neq \text{WORK } \lor S_k = \text{NULL } \neq \text{ACK } \lor \text{S_k} = \text{S_k} \Rightarrow S_k = S_k
\]

Definition 18 (Invariant for case 1). The following invariant applies only in case 1 and ensures that this processor will not schedule the join thread, since the other processor did so.

\[
\mathcal{I}_{j5} \equiv L_k \neq \text{118 } \land L_k \neq \text{132 } \land S_k \neq \text{ACK } \land (F(S_\pi, \text{ACK} ) \lor \text{Branch}(n_1, n_j) = \text{RIGHT}) \land X[k] = \text{NO\_CODE}
\]

Definition 19 (Invariant for case 2). The following invariant applies only in case 2 and ensures that the remaining processor will schedule the join thread. Let \( t = \phi(n_1), \) let \( j = \text{Watcher}(n_2) \) and let \( S_k = \phi(n_j).\text{status}[\text{Branch}(n_1, n_j)] \) (if \( \text{Branch}(n_1, n_j) \neq \text{SINGLE} \)).

\[
\mathcal{I}_{j6} \equiv \text{Branch}(n_1, n_j) = \text{SINGLE } \lor S_k = \text{ACK } \lor (F(S_\pi, \text{READY} ) \land \text{Branch}(n_1, n_j) = \text{LEFT}) \lor L_j = 53
\]

Definition 20 (Invariants for case 3). The following invariants apply only in case 3, and rule out invalid states of the status fields: both processors may not write \text{ACK}, a processor only writes \text{READY} in \texttt{resolve_join} and a processor only writes \text{ACK} after reading \text{READY}.

Let \( t_1 = \phi(n_1), \) let \( t_2 = \phi(n_2), \) and let \( a \) be the activation record such that \( \phi(n_1).c.a = \phi(n_2).c.a = a. \) Let \( i = \text{Watcher}(n_1), \) let \( j = \text{Watcher}(n_2), \) let \( S_i = a.\text{status}[0] \) and let \( S_j = a.\text{status}[1], k \) refers to either \( j \) or \( k \) and \( \bar{k} \) refers to the other.
\begin{align*}
\mathcal{I}_{j7} & \equiv \neg (S_i^t = \text{ACK} \land S_j^t = \text{ACK}) \\
\mathcal{I}_{j8} & \equiv \neg P_b(120) \Rightarrow S_k^h \neq \text{READY} \\
\mathcal{I}_{j9} & \equiv S_k^h \neq \text{READY} \Rightarrow S_{\overline{I}}^k \neq \text{ACK}
\end{align*}

In the proof of some invariants, we use the additional fact that if, at some point in the past, $S_k^\overline{I}$ held a value other than WORK or READY in some cases, it still holds that value. This fact follows from invariants $\mathcal{I}_{j2}$ and $\mathcal{I}_{j3}$.

The next two lemmas prove that any transition in the concrete state preserves the invariants relating to the join protocol.

**Lemma B.10 (Stability of the invariants).** The flush of any value from the tail of a store buffer to the shared memory is an operation that preserves the invariants.

**Proof.** Note that we only need to consider the stability of invariants that involve $S_k^i$ for $i \neq k$. This is because all other references to shared memory cells involve either write buffers, which aren’t affected by flushes to main memory, or $S_k^h$, which, by $\mathcal{I}_{j2}$, can’t be affected by writes from any write buffers other than that of $k$. This fact, together with Lemma B.8 implies the stability of all remaining invariants.

- $\mathcal{I}_{j3}$. This invariant can only be invalidated by a flush to shared memory if
  
  - WORK or ACK is flushed to $S_{\overline{I}}^k$ and $S_k^h$ contains ACK. However, this would mean that $S_{\overline{I}}^k$ previously held READY or TRANSFER\{\} and, by $\mathcal{I}_{j2}$, before the flush, $S_{\overline{I}}^k$ held WORK or ACK ahead of READY or TRANSFER\{\} or
  
  - WORK, READY or TRANSFER\{\} is flushed and $S_k^h$ contains TRANSFER\{\}. In this case, $S_{\overline{I}}^k$ previously held ACK and, before the flush, $S_{\overline{I}}^k$ held WORK or READY or TRANSFER\{\} ahead of ACK.

  In either case, $\mathcal{I}_{j3}$ would have been violated before the flush.

- $\mathcal{I}_{j4}$. If $S_k^h \neq \text{ACK}$, then by $\mathcal{I}_{j2}$ and $\mathcal{I}_{j3}$, $S_{\overline{I}}^k \neq \text{ACK}$, so if there is a write to $S_{\overline{I}}^k$, it must have been pulled from $S_{\overline{I}}^k$ and there are no other such writes in $S_{\overline{I}}^k$. Therefore, the write flushed to main memory is the one value in $S_{\overline{I}}^k$, and is now the value that will be read from $S_{\overline{I}}^k$ by both $k$ and $\overline{I}$.

\[\square\]

**Lemma B.11.** Let $A$ be an abstract state and $C, C'$ be concrete states, Suppose $R A C$ and $C \implies C'$. If the transition $C \implies C'$ takes the form of processor $k$ executing an atomic instruction in $[61, 67] \cup [113, 150]$ then $R A C'$ or there exists an abstract state $A'$ such that $R A' C'$ and $A \implies A'$.

**Proof.** The proof is broken into the cases described in $\mathcal{I}_{j1}$. The proof then follows from $\mathcal{I}_{j1}$. We need not consider case 4 because a relevant transition cannot occur in case 4. Let $A = (N, E, X, M)$. Unless an $A'$ is specified, we show that $R A C'$.

**Case 1**

- Line 117. By invariant $\mathcal{I}_{j5}$, this test fails and so the else branch will be taken.

- Lines 126, 129. If control exits resolve_join at either of these points, all invariants are preserved since $X[k]$ is already NO_CODE. $n_j$ is now in case 4 of $\mathcal{I}_{j1}$.

- Line 131. If control reached this point, by $\mathcal{I}_{j5}$, Branch$(n_1, n_j) = \text{RIGHT}$, so this test will fail and control will exit resolve_join. As above, this preserves all invariants.

**Case 2**

- Lines 59, 118 and 132. Since $(n_1, n_j) \in E$, $n_j$ isn’t already ready and isn’t in a deque. Let $A' = (N \setminus \{n_1\}, E \setminus \{(n_1, n_j)\}, X[k \mapsto \text{None}], M)$, $n_j$ has no incoming edges so is ready in $A'$. Since $t_1$ was executing, by $R_D$ and the definition of Deque(\cdot), $n_i$ was the leftmost leaf of the subtree formed by OwnedBy(i), and thus $n_j$ is now the leftmost leaf of the new subtree formed by OwnedBy(i). Since $n_j$ is added to the bottom of $D_1$, $R_D$ is preserved. The removal of a node and its outgoing edge maintains Workstealing($A'$, Branch, Owner) and the preservation of the remaining invariants implies $R A' C'$. $A \implies A'$ by END. $n_j$ is now in case 4 of $\mathcal{I}_{j1}$.

- Line 120. Since this branch was taken, $S_k^h \neq \text{ACK}$, so writing to $S_k^h$ cannot invalidate $\mathcal{I}_{j6}$.

- Line 126. Since this branch was taken, $S_k^h \neq \text{ACK}$, so by $\mathcal{I}_{j6}$, $F(S_{\overline{I}}^k, \text{READY})$. Control exited the while loop, so $S_{\overline{I}}^k \neq \text{WORK}$ and thus $S_{\overline{I}}^k = \text{READY}$. This means control will not reach this line.

- Lines 131. By $\mathcal{I}_{j6}$, Branch$(n_1, n_j) = \text{LEFT}$ so control will not exit resolve_join.

- Line 65 By assumption, the other parent of $t_j$ has been run, so $D_k = \text{nil}$ and this line will not run, so control will not exit from handle_cont here.
Case 3

- Line 141. Invariants \( I_{j3} \) is maintained because this line writes only to \( S_k \). \( I_{j3} \) is maintained because \( R_{W_1} \) and \( R_{W_2} \) imply that \( S_k = \text{WORK} \), which by \( I_{j3} \) means that only \( \text{WORK} \) has been written into \( S_k \). \( I_{j7} \) is maintained because the success of the branch ensures \( S_k = \text{READY} \neq \text{ACK} \). By \( I_{j4} \), \( S_k \neq \text{ACK} \), so \( I_{j8} \) is maintained.

- Line 118. \( n_j \) has incoming edges, so it isn’t ready and isn’t in a deque. Let \( A' = (N \setminus \{n\}) \setminus \{(n, n_j) \in E | n' \neq n_j \}, X[k \mapsto \text{NO-CODE}], M \). \( n_j \) has no incoming edges so is ready in \( A' \). \( \text{WORK} \) and \( A \rightarrow A' \) as above for case 2. Suppose \( n_j \) is now in case 1 of \( I_{j3} \) and processor \( k \) is executing resolve_join on the corresponding continuation. Then modify \( A' \) such that \( X[k] = \text{NO-CODE} \). Since \( S_k = \text{ACK} \), \( I_{j7} \) gives \( S_k \neq \text{ACK} \). Invariant \( I_{j2} \) implies that \( S_k \neq \text{READY} \), and these two results give that \( L_\pi \neq 118, 132 \), so invariant \( I_{j5} \) is preserved. Otherwise, \( n_j \) is now in case 4 of \( I_{j1} \).

- Line 120. Since the test on Line 117 failed and \( I_{j8} \) applies, \( S_k \) previously had no instance of \( \text{READY} \) or \( \text{ACK} \). By \( I_{j3} \), then, \( S_k = \text{WORK} \). \( \text{READY} \) is added, and invariant \( I_{j3} \) is preserved. \( I_{j4} \) must be preserved since no writes have been flushed to \( S_k \) and \( S_k \) must be WORK. Invariant \( I_{j8} \) is preserved since \( L_k = 120 \), so \( \neg \rho_k(120) \) is now false.

- Lines 126, 129 and 131. Suppose control exits from resolve_join and handle_cont on one of these lines. If \( X[k] = (n, \text{noop}) \), then let \( A' = (N \setminus \{n\}, \{(n, n') \in E | n_j = n\}, X[k \mapsto \text{None}], M) \). \( A \rightarrow A' \) by \( \text{END} \). This coincides with \( t_k \) being removed from \( T \) in \( C' \). \( n_j \) is not yet ready and is in case 2 since it still has an edge from \( t_\pi \). If the line is 126 or 129, then \( S_k \neq \text{ACK} \). By \( I_{j4} \), \( S_k \neq \text{ACK} \). If the line is 131, then Branch \((n_k, n_j) = \text{RIGHT} \) and \( S_k = \text{READY} \). We then know that Branch \((n_k, n_j) = \text{LEFT} \) and, by \( I_{j4} \), \( S_k \neq \text{ACK} \). In either case, \( L_\pi \) holds for the remaining edge \( (n_j, R) \). The removal of a node and its edge preserves the fact that \( \text{OwnedBy}(i) \) is a subtree of \( (N, E) \) disjoint from all other \( \text{OwnedBy} \) sets, so \( \text{Workstealing}(A', \text{Owner}) \).

- Line 132. See Line 118 above. Suppose \( n_j \) is now in case 1 of \( I_{j1} \) and processor \( k \) is executing resolve_join on the corresponding continuation. Then, since \( S_k = \text{READY} \), \( I_{j2} \) implies \( S_k \neq \text{ACK} \). Since control reached this branch, the definition of \( Branch \) means that the corresponding continuation has branch RIGHT, and these two results give that \( L_\pi \neq 118, 132 \), so \( I_{j5} \) is preserved. Otherwise, \( n_j \) is in case 4.

- Line 65. By the standard deque invariant for work-stealing schedulers, if the deque is non-empty, the thread at the bottom of the deque was the right branch of this thread. Let \( A' = (N \setminus \{n\}, \{(n, n_j) \in E | n_j = \text{nil}\}, X[k \mapsto \text{None}], M) \). \( A \rightarrow A' \) by \( \text{END} \). This coincides with \( t_k \) being removed from \( T \) in \( C' \). The join thread is not yet ready since it still has an edge from \( t_\pi \). Update Branch \((n_k, n_j) \) to be \( \text{SINGLE} \). \( \text{Res} \) is preserved since \( t_.branch = \text{SINGLE} \), there does not exist an edge \( (n_j, n_1) \in E \setminus \{(n_1, n_j)\} \) and control is not in resolve_join. This means \( n_j \) is in case 2 of \( I_{j3} \), \( L_\pi \) is preserved since the branch is Branch \((n_k, n_j) = \text{SINGLE} \). The removal of a node and its edge preserves the fact that \( \text{OwnedBy}(i) \) is a subtree of \( (N, E) \) disjoint from all other \( \text{OwnedBy} \) sets, so \( \text{Workstealing}(A', \text{Owner}) \).

- Line 59. Since both branches exist, \( c.branch \neq \text{SINGLE} \), so this line is not reached.

\[ \square \]

Lemma B.12. Let \( A = (N, E, M) \) be an abstract state and \( C, C' \) be concrete states, with Workstealing \((A, \text{Owner}) \) and \( R.A.C \). If \( C \implies C' \), then \( C' \) satisfies the conjunction of invariants \( I_{j3} \) through \( I_{j9} \).

Proof. The stability of these invariants has already been shown. We show cases not covered by Lemma B.11

- Line 52. Invariant \( I_{j6} \) now applies, and is true since the added thread is owned by \( k \) and \( L_k = 53 \).

- Line 53. Invariants \( I_{j3} \) through \( I_{j8} \) now apply to \( t_1, t_2 \) and \( t_j = \phi(n_j) \). The status fields have been initialized on the previous lines such that these invariants are true.

- Lines 86 and 87. These actions might change ownership of a status field \( S = \text{phi}(n).\text{status}[\text{RIGHT}] \) from \( j \) to \( k \) for some \( n, b \). Invariants will be preserved unless \( S_k \neq S' \), that is, if \( S' \neq \text{nil} \). If \( S' \) consists only of WORK then since \( \phi(n) \) must have been initialized before the offered thread and the offered thread must have been initialized before it was offered, this write has already been flushed to main memory. Processor \( j \) could not have written \( \text{READY} \) into \( S \) since this is only done after the right parent of \( n \) is finished, so \( i \) could only have written \( \text{ACK} \) in \( \text{watch} \), but this would imply the thread was already migrated.

- Line 150. Invariants will be preserved unless \( S' \neq \text{nil} \) where \( S = t.\text{status}[b] \) for some \( \{t, b\} \) transferred from \( j \) to \( k \). However, all writes to such fields by \( j \) must have occurred before \( j \) cleared its list and wrote TRANSFER \( \{s\} \). Since this write was flushed to memory, all writes to \( S \) must have been flushed as well.

\[ \square \]

B.7 Proof of the correctness lemma

Before proving the correctness lemma, we prove that atomic transitions preserve the watch list invariants of \( R \), which have so far not been covered by any previous lemmas.

Lemma B.13. Any atomic transition preserves the watch list invariants.

Proof. We now consider all atomic transitions in the pseudocode that affect the watch lists or deque.

- Lines 86, 102, 120 and 141. Establish \( \text{Winc}_1 \), preserving \( R_{W_1} \).

- Lines 121 and 142. \( \text{c55}.\text{join.status}[\text{c55}.\text{branch}] \neq \text{WORK} \), so \( R_{W_2} \) is preserved.
We now recall and prove Lemma 5.2.

Lemma 5.2. There exists a relation \( R \) for which the following implication holds:

\[
\text{if } C \implies C' \text{ and } RC \text{ and } A \text{, then there exists } A' \text{ such that } A \implies^* A' \text{ and } RC' A'.
\]

Proof. We verify the transitions not covered by previous lemmas. That is, those outside the load balancing and join resolution algorithms.

- Line 41. \( L_i \) becomes 42, so RunningThread\((i)\) becomes \( t_{41} \). Since this was previously the bottom element of \( D_1^t \) with RunningThread\((i) = \emptyset, R_D \) is preserved.
- Line 42. \( R_D \) is preserved.
- Line 43. Let \( A' = (N, E, X[i] \mapsto (n, BodyOf(n)), M) \), where \( n \) is the node such that \( \phi(n) = t_{41} \). This corresponds to calling the run method of \( t \) in the concrete state, so \( R_X \) and \( R_X' \) are preserved. The corresponding transition in the abstract state is allowed since \( n \in \text{Deque}(i) \) and so \( n \) is ready. Since \( \phi(t) = t_{41} \), RunningThread\((i)\) doesn’t change and \( R_D \) is preserved. The previous line set \( K_1^t \) to \( \phi(n).\text{cont.} \), preserving \( R_C \).
- End of fork. If \( X[i] = (n, \text{fork}(n_1, n_2, n_j)) \), then let \( A' = (N \cup \{n_1, n_2, n_j\}, E \cup \{(n_1, n), (n_2, n), (n_j, n')\}, X[i] \mapsto \text{NO\_CODE}, M) \), where \( \phi(n') = \phi(n).\text{cont.} \). Since the continuation field of \( t_j \) was set when \( L_i = 46 \), by \( R_C \), the current continuation at that point was \( \phi(n).\text{cont.} \), and so \( t_j \) has the correct continuation. Extend \( \phi \) such that \( \phi(n_1), \phi(n_2) \) and \( \phi(n_j) \) are \( t_1, t_2 \) and \( t_j \) respectively. Let \( Owner(n_1) = Owner(n_2) = Owner(n_j) = i \). Since \( n \) was previously at the bottom of the deque, \( R_D \) states that it was the leftmost leaf owned by \( i \). It has been replaced by \( n_1 \) and \( n_2 \) whose corresponding threads have been pushed, in order, onto \( D_1 \), so \( R_D \) is maintained. The invariant on \( OwnedBy(i) \) is maintained because \( n \) has been replaced by another subtree contained in \( OwnedBy(i) \). The transition \( A \implies A' \) is allowed.
- The program code takes an atomic step. Let \( A' = (N, E, X[i] \mapsto (n, k')), M') \), where \( \text{Step}(k, M) = (k', M') \). By definition, \( \text{Mem}(C') = M' \), so \( R_M \) is preserved.

\[
\square
\]

B.8 Proof of liveness

The following lemmas lead to a proof of the liveness part of Theorem 5.1. Lemma B.14 shows that, under the assumption of fairness stated in Section 5, all processors call \text{watch} periodically during any infinite reduction of a concrete state.

Lemma B.14 (Periodic watch list operations). Let \( A \) be an abstract state, and let \( i \) be any processor. Let \( C_0, C_1, \ldots \) be concrete states. If \( RAC_0 \) and \( C_0 \implies C_1 \implies C_2 \implies \ldots \) and \( c \in \text{Watchlist}(i) \), then there exists some \( n \) such that in \( C_n \), \( L_i = 135 \) with \( c_{135} = c \) (running the outer loop of the watch function with \( c \)).

Proof. We assume that \text{watch} is called periodically by busy processors, so consider processors \( i \) not currently in run methods of threads. Either \( i \) will enter a run method at some \( C_m \) or it remains in one of the while loops in acquire, \text{resolve join} or \text{watch} in all \( C_m \) for \( m > n \) for some \( n \). In the latter two cases, \text{watch} may be safely called and we assume the implementation will do so periodically. In the first case, since \( i \) is running acquire, OwnedBy\((i) = \emptyset \), so there is no \( n \in N \) such that \( \text{Watcher}(n) = i \), and \( \text{Watchlist}(i) = \emptyset \).

We therefore know that there exists some \( n_1 \) for which \( i \) calls \text{watch} in \( C_n \). Then there exists some \( C_n \) for \( n > n_1 \) such that in \( C_n \), \( L_i = 135 \) with \( c_{135} = c \), unless \( i \) becomes stuck in the inner while loop. However, if this happens, the continuation that caused it to become stuck has been removed from \( \text{Watchlist}(i) \). By induction, there exists some \( C_{n_2} \) for \( n_2 > n_1 \) at which \text{watch} will be called again with the smaller watch list. Eventually, \( c \) will be reached in the outer loop or \text{watch} will be called with a watch list containing only \( c \), at which point it will follow immediately that \( c_{135} = c \).

Lemma B.15 states that if a processor \( i \) is in the while loop in \text{resolve join}, a processor is watching or has already written into the corresponding status field. This shows that \( i \) will eventually receive a reply to the \text{READY} message it has written.

Lemma B.15. Let \( A \) and \( C \) be abstract and concrete states, respectively, such that Workstealing\((A, \text{Branch}, \text{Owner})\) for some Owner and \( RAC \). If \( L_i \in [122, 123] \) with \( c_{123} = \{\phi(n), b\} \) for some \( n \in N \), then there exists some processor \( j \) and node \( n' \) such that \( (n', n, 1 - b) \in \text{Watchlist}(j) \) or \( \phi(n).\text{status}[(1 - b)] \neq \text{WORK} \).
Proc. in the first three cases given by $I_{J,1}$ for $\phi(n)$. In case 1, the result follows from $F(S_{T,\text{ACK}})$ in $I_{J,5}$. In case 2, since this branch was reached, it must be the case that $F(S_{T,\text{READY}})$. In case 3, there exists an $n^* \in N$ such that $(n^*, n, 1 - b) \in E$, and so $(n^*, n, 1 - b) \in Watchlist(Watcher(n^*))$.

Lemma B.16 asserts that the concrete state makes progress relative to the abstract state. That is, there is no infinite reduction of concrete states that does not result in a change in the abstract state.

**Lemma B.16 (Liveness).** Let $A_0$ be an abstract state with an ownership labelling $Owner_0$ such that $Workstealing(A_0, Owner)$. Let $C_0, C_1, \ldots$ be concrete states in which ready threads exist. If $R A_0 C_0$ and $C_0 \Rightarrow C_1 \Rightarrow C_2 \Rightarrow \ldots$, then there exist some $A_1$, $Owner_1$ and $n$ such that $R A_1 C_n$ and $A_0 \rightarrow A_1$.

Proof. If any processor is in a run method of a thread, then, given the fairness assumption of Section 5, that processor will eventually take a step $C_{n-1} \Rightarrow C$, and the abstract state will take the corresponding step $A_0 \rightarrow A_1$ with rule $STEP$. We may therefore assume that no processors are running threads and are instead in one of the functions of the scheduler. However, a processor in one of these functions will eventually proceed through and enter the run method of a thread unless it remains in one of the while loops in acquire, resolve join or watch in all $C_m$ for $m > n$ for some $n$. Therefore, such an infinite reduction sequence can only exist if all processors are in one of these loops. If all processors are in acquire, then $Dequeue(i) = \text{nil}$ for all processors $i$, and the computation is finished. Thus, there exists at least one processor $i$ such that one of the following applies:

- $L_i \in [122, 123]$. In this case, Lemma B.15 implies that there is a processor $j$ such that $\text{status}_{122}[b1] = \text{WORK}$, in which case $i$ will eventually see this write and exit the loop, or $\text{Watchlist}(j)$ contains the corresponding continuation to $c_{113}$. In this second case, since $\text{status}_{122}[b1] = \text{READY}$, this write will eventually be seen by $j$. By Lemma B.14, $j$ will run the outer watch loop on this continuation at some point after the flush of this write, and will write $\text{ACK}$ into $\text{status}_{122}[b1]$, which will cause $i$ to enter the loop when this write is flushed.

- $L_i \in [146, 147]$. In this case, $b_{114} = \text{RIGHT}$ and there exists a processor $j$ that has executed line 120 with $b_{114} = \text{LEFT}$ and written $\text{READY}$ into $\text{status}_{146}[b1]$. Similarly, $i$ has written $\text{ACK}$ into $\text{status}_{146}[b1]$. This write will eventually be seen by $j$, which will exit the loop and write $\text{TRANSFER}(s)$. This write will eventually be seen by $i$, which will exit its loop.

**B.9 Proof of Theorem 5.1**

Recall Theorem 5.1:

**Theorem 5.1 (Correctness and liveness).** For any initial thread node $n_0$ and concrete state $C$ in which all processors have run out of threads and are running acquire,

$$C_0(n_0) \Rightarrow^* C \quad \text{implies} \quad (\{n_0\}, \emptyset, \emptyset) \rightarrow^* (\emptyset, \emptyset, \text{Mem}(C))$$

$$C_0(n_0) \Rightarrow^\infty \quad \text{implies} \quad (\{n_0\}, \emptyset, \emptyset) \rightarrow^\infty (\emptyset, \emptyset, \text{Mem}(C))$$

Proof. We first show that if $A = (N, E, X, M)$ is any abstract state such that $RAC$, then $A = (\emptyset, \emptyset, \emptyset, \text{Mem}(C))$. Since all processors have run out of threads, for all processors $i$, it must be the case that $D_i = \text{nil}$. By $RD$, we must have that $Dequeue(i) = \text{nil}$. Thus, $\bigcup_i \text{OwnedBy}(i) = \emptyset$ and, since all leaf nodes must have an owner and $(N, E)$ must be a reverse tree, $N = E = \emptyset$. If all processors are running acquire, then $X$ is the trivial map from all processors to NO\_CODE. This gives the desired result. The correctness part can then be shown by inductive application of Lemma 5.2. Liveness is shown by inductive application of Lemma B.16.

**C. Bound on the number of open remote joins**

**Lemma C.1.** Let $A$ be a work stealing state. Let $Owner$ be the corresponding ownership labelling. Let $P_b$ be the number of busy processors (processors $i$ such that $X[i] \neq \text{NO\_CODE}$). There are at most $P_b - 1$ threads $t_j$ such that $(t_1, t_j), (t_2, t_j) \in E$ and $Owner(t_j) = \text{NO\_OWNER}$ and $Watcher(t_1) \neq Watcher(t_2)$.

Proof. Since for each busy processor $i$, $\text{OwnedBy}(i)$ consists of a subtree of $(N, E)$, we may consider a reverse tree constructed from $(N, E)$ by collapsing each of these $P_b$ subtrees into a single (leaf) node. The desired threads consist of the non-leaf nodes of this reverse tree, each of which has exactly two parents. The number of non-leaf nodes in such a tree is at most one less than the number of leaves, so the number of such threads is at most $P_b - 1$.