Divergence Analysis
Diogo Sampaio, Rafael Martins de Souza, Caroline Collange, Fernando Magno Quintão Pereira

To cite this version:

HAL Id: hal-00909072
https://inria.hal.science/hal-00909072
Submitted on 8 Oct 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Divergence Analysis

Diogo Sampaio, Universidade Federal de Minas Gerais
Rafael Martins de Souza, Universidade Federal de Minas Gerais
Caroline Collange, INRIA
Fernando Magno Quintão Pereira, Universidade Federal de Minas Gerais

The growing interest in graphics processing units has brought renewed attention to the Single Instruction Multiple Data (SIMD) execution model. SIMD machines give application developers tremendous computational power; however, programming them is still challenging. In particular, developers must deal with memory and control flow divergences. These phenomena stem from a condition that we call data divergence, which occurs whenever two processing elements (PEs) see the same variable name holding different values. This paper introduces divergence analysis, a static analysis that discovers data divergences. This analysis, currently deployed in an industrial quality compiler, is useful in several ways: it improves the translation of SIMD code to non-SIMD CPUs, it helps developers to manually improve their SIMD applications, and it also guides the automatic optimization of SIMD programs. We demonstrate this last point by introducing the notion of a divergence aware register allocator. This allocator uses information from our analysis to either rematerialize or share common data between PEs. As a testimony of its effectiveness, we have tested it on a suite of 395 CUDA kernels from well-known benchmarks. The divergence aware allocator produces GPU code that is 26.21% faster than the code produced by the allocator used in the baseline compiler.

Categories and Subject Descriptors: D.3.4 [Software]: Programming Languages

General Terms: Languages, Design, Algorithms, Performance

Additional Key Words and Phrases: Static program analysis, divergence analysis, SIMD, graphics processing units, high performance

ACM Reference Format:
DOI = 10.1145/2523815 http://doi.acm.org/10.1145/2523815

1. INTRODUCTION

Increasing programmability and low hardware cost are boosting the use of graphical processing units (GPU) as a tool to run general purpose applications. Illustrative examples of this new trend are the rising popularity of CUDA\(^1\), AMD APP\(^2\) and OpenCL\(^3\). Running general purpose programs in GPUs is attractive because these processors are massively parallel. As an example, the GeForce GTX 580 GPU series has 512 processing units that can be simultaneously used by up to 24,576 threads. Similar hardware has allowed the development of high performance algorithms to solve problems as diverse as sorting [Cederman and Tsigas 2009], gene sequencing [Sandes and de Melo 2010], IP routing [Mu et al. 2010] and program analysis [Prabhu et al. 2011]. In many cases, these applications outperform the equivalent CPU program by factors of over 100x [Ryoo et al. 2008]. This trend is likely to continue, as upcoming hardware more

---

\(^1\)See The CUDA Programming Guide, 1.1.1
\(^2\)See AMD APP Guide
\(^3\)See The OpenCL Specification, 1.0

This work is supported by FAPEMIG grant 2010/2.

Author's addresses: D. Sampaio and F. Pereira, Computer Science Department, The Federal University of Minas Gerais, Antônio Carlos Avenue, 6613, Belo Horizonte, Brazil. S. Collange, INRIA Centre Rennes - Bretagne Atlantique, Campus de Beaulieu, 35042 Rennes Cedex, France

Copyright held by the owner/author(s).

DOI 10.1145/2523815 http://doi.acm.org/10.1145/2523815
closely integrates GPUs and CPUs [Boudier and Sellers 2011], and new models of heterogeneous hardware are introduced [Lee et al. 2011; Saha et al. 2009].

GPUs are highly parallel; however, due to their restrictive programming model, not every application can benefit from this parallelism. These processors organize threads in groups that execute in lock-step. Such groups are called warps in NVIDIA’s jargon, or wavefronts in AMD’s. To understand the rules that govern threads in the same warp, we can imagine that each warp has simultaneous access to many processing units, but uses only one instruction fetcher. As an example, the GeForce GTX 590 has 32 Streaming Multiprocessors, and each of them can run 48 warps of 32 threads. Thus, each warp might execute 32 instances of the same instruction simultaneously.

Regular applications, such as scalar vector multiplication, fare very well in GPUs, as we have the same operation being independently performed on different chunks of data. However, divergences may happen in less regular applications.

**Data divergence** occurs if the same variable name is mapped to different values in the environments of distinct processing elements. In this case we say that the variable is divergent, otherwise we call it uniform. A thread identifier, for instance, is inherently divergent. Data divergence is responsible for two phenomena that can compromise performance: memory and control flow divergences. Control flow divergences happen when threads in a warp follow different paths after processing the same branch. If the branching condition is data divergent, then it might be true to some threads, and false to others. Given that each warp has access to only one instruction at a time some threads have to wait idly, while others execute. Memory divergences, a term coined by Meng et al. [2010] happen whenever a load or store instruction targeting data divergent addresses causes threads to access memory positions with bad locality. Such events have been shown to have even more performance impact than control flow divergences [Lashgar and Baniasadi 2011]. Optimizing an application to avoid divergences is problematic for two reasons. First, some parallel algorithms are intrinsically divergent; thus, threads will naturally disagree on the outcome of branches. Second, identifying divergences burdens the application developer with a tedious task, which requires a deep understanding of code that might be large and complex.

The main goal of this paper is to provide compilers with techniques that help them to understand and to improve divergent code. To meet such objective, in Section 3.3 we present a static program analysis that identifies data divergences. We then expand this analysis, discussing, in Section 3.4 a more advanced algorithm that distinguishes divergent and affine variables, e.g., variables that are affine expressions of thread identifiers. The two analyses that we discuss in this paper rely on the classic notion of Gated Static Single Assignment form [Ottenstein et al. 1990; Tu and Padua 1995], which we revisit in Section 3.2. We formalize our algorithms by proving their correctness with regard to $\mu$-SIMD, a core language that we describe in Section 3.1.

The divergence analysis is important in different ways. Firstly, it helps the compiler to optimize the translation of “SIMD” languages to ordinary CPUs. We call SIMD languages those programming languages, such as C for CUDA and OpenCL, that are equipped with abstractions to handle divergences. Currently there exist many proposals to compile such languages to ordinary CPUs [Diamos et al. 2010; Karrenberg and Hack 2011; Stratton et al. 2010], and they all face similar difficulties. Vectorial operations found in traditional architectures, such as the x86’s SSE extension, do not support divergences natively. Thus, compilers need to produce very inefficient code to handle this phenomenon at the software level. This burden can be safely removed from the uniform, e.g., non-divergent, branches that we identify. Furthermore, the divergence analysis provides insights about memory access patterns [Byunghyun Jang and Kaeli AHPC]. In particular, a uniform address means that threads access the same location in memory, whereas an affine address means that consecutive threads access
adjacent or regularly-spaced memory locations. This information is critical to generate efficient code for vectorial instruction sets that do not support fast memory gather and scatter [Diamos et al. 2010].

Secondly, in order to more precisely identify divergences, a common strategy is to use instrumentation based profilers. However, this approach may slowdown the target program by factors of over 1500x [Coutinho et al. 2013]! Our divergence analysis reduces the amount of branches that the profiler must instrument; hence, decreasing its overhead. Thirdly, the divergence analysis improves the static performance prediction techniques used in SIMD architectures [Baghsorkhi et al. 2010; Zhang and Owens 2011]. Such methods are used, for instance, by adaptive compilers that target GPUs [Samadi et al. 2012]. Finally, our analysis also helps the compiler to produce more efficient code to SIMD hardware. There exists a recent number of divergence aware code optimizations, such as Coutinho et al.’s [2011] branch fusion, and Zhang et al.’s [2011] thread reallocation strategy. In this paper, we augment this family of techniques with a divergence aware register allocator. As we will show in Section 4, we use divergence information to decide the best location of variables that have been spilled during register allocation. Our affine analysis is specially useful to this end, because it enables us to perform a form of rematerialization [Briggs et al. 1992] of values among SIMD processing elements.

All the algorithms that we describe in this paper are publicly available in the Ocelot compiler [Diamos et al. 2010]. This implementation consists of over 10,000 lines of open source code. Ocelot optimizes PTX, the intermediate program representation used by NVIDIA’s GPUs. We have compiled all the 177 CUDA kernels from 46 applications taken from the Rodinia [Che et al. 2009] and the NVIDIA SDK benchmarks. The experimental results given in Section 5 show that our implementation of the divergence analysis runs in linear time on the number of variables in the source program. The basic divergence analysis proves that 36.2% of the variables we have found in our benchmarks are uniform. The affine constraints from Section 3.4 increase this number by 4%, and – more important – they indicate that about one fourth, i.e., 24.84%, of the divergent variables are affine functions of some thread identifier. Finally, our divergence aware register allocator is effective: by rematerializing affine values, or moving uniform values to the GPU’s shared memory, we have been able to speedup the code produced by Ocelot’s original allocator by almost 30%.

This article closes our three years of work in divergence analysis for SIMD architectures. Our first publication in this field [Coutinho et al. 2011] introduced the divergence analysis that we discuss in Section 3.3. At that time, we chose to describe this static analysis as an instance of the more general graph reachability problem, following an earlier approach adopted by Scholz et al. [2008] to detect tainted flow vulnerabilities in programs. Presently, we have opted to depart from the graph reachability framework, in favor of a constraint oriented notation, because, as we see in Section 3.3, this new notation simplifies our correctness proofs. The extended divergence analysis from Section 3.4 was presented in late 2012 [Sampaio et al. 2012b]. In that work we mentioned our divergence aware register allocator; however, in this paper we explain it in much deeper details, following a previous description given in the Brazilian Workshop of Programming Languages [Sampaio et al. 2012a].

2. BACKGROUND

A modern graphics processing unit usually provides to developers a large number of threads arranged in small groups called warps. Different warps execute independently of each other, following Darema’s Single Program Multiple Data (SPMD) execution model [Darema et al. 1988]. On the other hand, the threads inside the same warp execute in lock-step, fitting Flynn’s Single Instruction Multiple Data (SIMD) ma-
chines [Flynn 1972]. This combination of SPMD and SIMD semantics is one of the characteristics of the so-called Single Instruction Multiple Threads (SIMT) execution model [Garland and Kirk 2010; Nickolls and Kirk 2009; Nickolls and Dally 2010]. In this paper we will focus on the SIMD characteristics of a typical GPU, because divergences are relevant only at this level.

We will use the two artificial programs in Figure 1 to explain the notion of divergences. These functions, normally called kernels, are written in C for CUDA and run on graphics processing units. We will assume that these programs are executed by a number of threads, or processing elements, according to the SIMD semantics. All the processing elements see the same set of variable names; however, each one maps this environment onto a different address space. Furthermore, each processing element has a particular set of identifiers. In C for CUDA this set includes the index of the thread in three different dimensions, e.g., threadIdx.x, threadIdx.y and threadIdx.z. At the hardware level, a processing element has access to more identifiers, such as its position inside the warp (%laneid), for instance. For this discussion, just the understanding that a thread has a unique identifier is enough. In the rest of this paper we will denote this unique thread identifier by $T_{id}$.

Each processing element uses its unique identifier to find the data that it must process. Thus, in the kernel avgSquare each thread $T_{id}$ is in charge of summing up the elements of the $T_{id}$-th column of $m$. Once leaving the loop, this PE will store the average of the sum in $v[T_{id}]$. This is a divergent memory access: different addresses will be simultaneously accessed by many threads. However, modern GPUs can perform these accesses very efficiently, because they have good locality. In this example addresses used by successive threads are contiguous [Ryoo et al. 2008; Yang et al. 2010]. Control flow divergences will not happen in avgSquare. That is, each thread will loop the same number of times. Consequently, upon leaving the loop every thread sees the same value at its image of variable $d$. Thus, we call this variable uniform.

Kernel sumTriangle presents a very different behavior. This rather contrived function sums up the columns in the superior triangle of matrix $m$; however, only the odd indices of a column contribute to the sum. In this case, the threads perform different amounts of work: the PE that has $T_{id} = n$ will visit $n+1$ cells of $m$. After a thread leaves the loop, it must wait for the others. Processing resumes once all of them synchronize at line 12. At this point, each thread sees a different value stored at its image of variable $d$, which has been incremented $T_{id} + 1$ times. Hence, we say that $d$ is a divergent variable outside the loop. Inside the loop, $d$ is uniform, because every active thread sees the same value stored at that location. Thus, all the threads active inside the loop take the same path at the branch in line 7. Therefore, a precise divergence analysis must split the live range of $d$ into a divergent and a uniform part.

**Divergence Optimizations.** We call divergence optimizations the code transformation techniques that use the results of divergence analysis to generate better programs. Some of these optimizations deal with memory divergences; however, methods dealing exclusively with control flow divergences are the most common in the literature. As an example, the PTX programmer’s manual\footnote{PTX programmer's manual, 2008-10-17, SP-03483-001_v1.3, ISA 1.3} recommends replacing ordinary branch instructions (bra) proved to be non-divergent by special instructions (bra.uni), which are supposed to divert control to the same place for every active thread. Other examples of control flow divergence optimizations include branch distribution, branch fusion, branch splitting, loop collapsing, iteration delaying and thread reallocation.

**Optimizing divergent control flow.** Branch distribution [Han and Abdelrahman 2011] is a form of code hoisting that works both at the prolog and at the epilogue of
__global__ void avgSquare(float* m, float* v, int c) {
    if (Tid < c) {
        int d = 0;
        float sum = 0.0F;
        int N = Tid + c * c;
        for (int i = Tid; i < N; i += c) {
            sum += m[i];
            d += 1;
        }
        v[tid] = sum / d;
    }
}

__global__ void sumTriangle(float* m, float* v, int c) {
    if (Tid < c) {
        int d = 0;
        float sum = 0.0F;
        int L = (Tid + 1) * c;
        for (int i = Tid; i < L; i += c) {
            if (d % 2) {
                sum += m[i];
            }
            d += 1;
        }
        v[d-1] = sum;
    }
}

Fig. 1. Two kernels written in C for CUDA. The gray lines in the right show the parts of matrix m processed by each thread. Following usual coding practices we represent the matrix in a linear format. Dots mark the cells that add up to the sum in line 8 of sumTriangle.

Branch fusion [Coutinho et al. 2011], a generalization of branch distribution, joins chains of common instructions present in two divergent paths. A number of compiler optimizations try to rearrange loops in order to mitigate the impact of divergences. Carrillo et al. [2009] have proposed branch splitting, a way to divide a parallelizable loop enclosing a multi-path branch into multiple loops, each containing only one branch. Lee et al. [2009] have designed loop collapsing, a compiler technique that they use to reduce divergences inside loops when compiling OpenMP programs into C for CUDA. Later, Han and Abdelrahman [2011] have generalized Lee’s approach proposing iteration delaying, a method that regroups loop iterations, executing those that take the same branch direction together.

ACM Transactions on Programming Languages and Systems, Vol. 35, No. 4, Article 13, Publication date: January 2014.
Thread reallocation is a technique that applies on settings that combine the SIMD and the SPMD semantics, like the modern GPUs. This optimization consists in regrouping divergent threads among warps, so that only one or just a few warps will contain divergent threads. It has been implemented at the software level by Zhang et al. [2010, 2011], and simulated at the hardware level by Fung et al. [2007]. This optimization must be used with moderation, because Lashgar and Baniasadi [2011, Sec 4.A] have shown that unrestrained thread regrouping could lead to memory divergences.

Optimizing divergent memory accesses. The compiler related literature describes optimizations that try to change memory access patterns is such a way to improve address locality. Recently, some of these techniques have been adapted to mitigate the impact of memory divergences in modern GPUs. Yang et al. [2010] and Pharr and Mark [2012] describe a suite of loop transformations to coalesce data accesses. Memory coalescing consists in the dynamic aggregation of contiguous locations into a single data access. Leißa et al. [2012] discuss several data layouts that improve memory locality in the SIMD execution model.

Reducing redundant SIMD work. The literature describes a few optimizations that use data divergence information to reduce the amount of work that the SIMD processing elements do. For instance, Collange et al. [2009] have introduced work unification. This compiler technique leaves to only one thread the task of computing uniform values; hence, reducing memory accesses and hardware occupancy. Some computer architectures, such as Intel MIC 5 and AMD GCN 6, combine scalar and vector processing units. Capitalizing on this observation, a recent work, by Lee et al. [2013], uses divergence analysis to assign computations to either scalar or vector processing units.

A Comparison between Previous Divergence Analyses and our approaches. Several algorithms have been proposed in the literature to find uniform variables. It is also generally assumed that industrial compilers, like AMD’s or Nvidia’s, implement some sort of divergence analysis, such as Grover’s algorithm [Grover et al. 2009]. As an example, the AMD GCN compiler is able to target scalar units with uniform instructions. Furthermore, these uniform instructions can use scalar registers instead of shared memory, a capacity that would require techniques similar to those we describe in Section 4. Nevertheless, such industrial solutions are not open to the public. The first technique that we are aware of is the barrier inference of Aiken and Gay [1998]. This method, designed for SPMD machines, finds a conservative set of uniform 7 variables via static analysis. However, because it is tied to the SPMD model, Aiken and Gay’s algorithm can only report uniform variables at global synchronization points.

The recent interest on graphics processing units has given a renewed impulse to this type of analysis, in particular with a focus on SIMD machines. The first description of a divergence analysis targeting the execution model of a GPU that we are aware of is due to Stratton et al. [2010], who called it variance analysis. The description of Stratton’s et al.’s work is too brief to allow us to compare it with our techniques, but an extended version of variance analysis appears in a patent application by Grover et al. [2009]. From the patent description, we infer that variance analysis is similar to our divergence analysis from Section 3.3, except that it does not distinguish different abstract states of variables inside and outside loops. We obtain this distinction from our intermediate representation, the gated static single assignment form, which splits live

---

5See Intel pushes for HPC space with Knights Corner, at www.thinq.co.uk. Last visit: June’12
6See Understanding AMD’s Roadmap at http://www.anandtech.com/. Last visit: June 12
7Aiken and Gay would call these variables single-valued
ranges of variables that escape loops. The variance analysis has been further expanded
by Lee et al. [2013], who proposed to use it to separate scalar and vector operations in
a SIMD program. Lee et al. mention the possibility of combining their variance anal-
However, the single paragraph description of their approach [Lee et al. 2013, Sec 3.5] does
not give us enough subsidies to compare it with our algorithm from Section 3.4.

Another variation of divergence analysis has been recently proposed by researchers
from Saarland University: the vectorization analysis, due to Karrenberg and Hack
[2011]. The vectorization analysis can track some affine relations between variables
in the SIMD execution model. In particular, it can identify which variables hold val-
ues that are consecutively spaced between successive threads. Yet, contrary to our
approach, the vectorization analysis does not take control flow dependences into con-
sideration when determining the abstract state of variables. This omission is not a
problem in their scenario, because the vectorization analysis is a technique used in
the compilation of SPMD programs to CPUs with explicit SIMD instructions. Its host
compiler generates specific instructions to manage divergences at runtime. However,
a naive application of Karrenberg’s analyses in our static context may wrongly re-
port that a divergent variable is uniform due to control dependences. As an example
of this behavior, Karrenberg’s select and loop-blending functions are similar to the
γ and η functions that we discuss in Section 3.2. Nevertheless, select and blend are
concrete instructions emitted during code generation, whereas our GSA functions are
abstractions used statically. Karrenberg and Hack have, recently, proposed their ver-
sion of divergence analysis [Karrenberg and Hack 2012], which they invented inde-
dependently from us. Their technique is equivalent to our first design of divergence anal-
ysis [Coutinho et al. 2011], and, like it, it does not consider affine relations between
variables. It is able, for instance, to assign different states to variables inside and
outside loops, like our approach does. The main difference between our first method,
discussed in Section 3.3, and theirs, is in terms of implementation. We use the GSA
form to obtain a sparse analysis, whereas Karrenberg and Hack have opted for a dense
style, that binds information to pairs of variables and program points.

Figure 2 summarizes this discussion comparing the results produced by these dif-
ferent variations of the divergence analysis when applied on the kernels in Figure 1.

We call Data Dep. a divergence analysis that takes data dependences into considera-
tion, but not control dependences. In this case, a variable is uniform if it is initialized
with constants or broadcasted values, or, recursively, if it is a function of only uniform
variables. This analysis would, incorrectly, flag variable d in sumTriangle, as uniform.
Notice that, because this paper’s analyses use the GSA intermediate representation,
they distinguish the live ranges of variable d before (d_{bf}), inside (d_{lp}) and after (d_{af})
the loops. The analysis that we present in Section 3.4 improves on the analysis that
we discuss in Section 3.3 because it considers affine relations between variables. Thus,
it can report that the loop in avgSquare is non-divergent, by noticing that the compari-
son i < N has always the same value for every thread. This fact happens because both
variables are functions of two affine expressions of T_{id}, whose combination cancel the
T_{id} factor out, e.g.: N = T_{id} + c_1 and i = T_{id} + c_2; thus, N - i = (1 - 1)T_{id} + c_1 - c_2.

3. DIVERGENCE ANALYSES

In this section we describe two divergence analyses. The first, which we present in
Section 3.3, has a very simple and fast implementation. This initial analysis helps us
to formalize the second algorithm, slower, yet more precise, which we present in Sec-
tion 3.4. This formalization uses a simple SIMD language, introduced in Section 3.1,
which we call µ-SIMD. Our divergence analyses work on a preprocessed version of
µ-SIMD programs. Preprocessing, in our case, consists in converting the µ-SIMD pro-

ACM Transactions on Programming Languages and Systems, Vol. 35, No. 4, Article 13, Publication date: January 2014.
grams to an intermediate representation called Gated Static Single Assignment (GSA) form, that we describe in Section 3.2.

3.1. The Core Language

In order to formalize the theory that we develop in this paper, we adopt the same model of SIMD execution independently described by Bougé and Levaire [1992] and Farrell and Kieronska [1996]. We have a number of processing elements (PEs) executing instructions in lock-step, yet subject to partial execution. In the words of Farrel et al., “All PEs execute the same statement at the same time with the internal state of each PE being either active or inactive.” [Farrell and Kieronska 1996, p.40]. The archetype of a SIMD machine is the ILLIAC IV Computer [Bouknight et al. 1972], and there exist many old programming languages that target this model [Abel et al. 1969; Bouknight et al. 1972; Brockmann and Wanka 1997; Keryell et al. 1991; Kung et al. 1982; Lawrie et al. 1975; Perrot 1979]. The recent developments in graphics cards have brought new members to this family. The Single Instruction Multiple Threads (SIMT) [Garland and Kirk 2010; Nickolls and Kirk 2009; Nickolls and Dally 2010] execution model, a term made popular by Nvidia’s GPUs, is currently implemented as a multi-core SIMD machine – CUDA being a programming language that coordinates many SIMD processors. We formalize the SIMD execution model via a core language that we call μ-SIMD, and whose syntax is given in Figure 3. We do not reuse the formal semantics of Bougé et al. or Farrell et al. because they assume high-level languages, whereas our techniques are better described at the assembly level. Notice that our model will not fit vector instructions, popularly called SIMD, such as Intel’s SSE extensions, because they do not support partial execution, rather following the semantics of Carnegie Mellon’s Vcode [Blelloch and Chatterjee 1990]. An interpreter for μ-SIMD, written in Prolog, plus many example programs, are available in our webpage [Pereira 2011].

We define an abstract machine to evaluate μ-SIMD programs. The state $M$ of this machine is determined by a tuple with five elements: $(\Theta, \Sigma, \Pi, P, pc)$, which we define in Figure 4. A processing element is a pair $(t, \sigma)$, uniquely identified by the natural $t$, referred by the special variable $T_id$. The symbol $\sigma$ represents the PE’s local mem-

<table>
<thead>
<tr>
<th>Data Dep.</th>
<th>Aiken</th>
<th>Karr.</th>
<th>Grover</th>
<th>Sec. 3.3</th>
<th>Sec. 3.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>$0T_id + 0T_id + \bot$</td>
</tr>
<tr>
<td>m</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>$0T_id + 0T_id + \bot$</td>
</tr>
<tr>
<td>v</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>$0T_id + 0T_id + \bot$</td>
</tr>
<tr>
<td>i</td>
<td>D</td>
<td>D</td>
<td>ca</td>
<td>D</td>
<td>$0T_id + 0T_id + \bot$</td>
</tr>
</tbody>
</table>

avgSquare

| N          | D     | D    | c    | D    | $0T_id^2 + T_id + \bot$ |
| d_{af}     | U     | D    | U    | U    | $0T_id^2 + 0T_id + 0$ |
| d_{fp}     | U     | D    | D    | D    | $0T_id^2 + 0T_id + \bot$ |
| d_{sf}     | U     | D    | D    | D    | $0T_id^2 + 0T_id + \bot$ |

sumTriangle

| L          | D     | D    | D    | D    | $0T_id^2 + 0T_id + \bot$ |
| d_{af}     | U     | D    | U    | U    | $0T_id^2 + 0T_id + \bot$ |
| d_{fp}     | U     | D    | D    | D    | $0T_id^2 + 0T_id + \bot$ |
| d_{sf}     | U     | D    | D    | D    | $0T_id^2 + 0T_id + \bot$ |

Fig. 2. A comparison between different versions of divergence analyses. We use U for uniform and D for Divergent variables. Karrenberg’s analysis can mark variables in the format $1 \times T_id + c, c \in N$ as consecutive (c) or consecutive aligned (ca). As we explain in Section 3.4, the symbol $\bot$ denotes unknown values.
Divergence Analysis

Divergence Analysis 13:9

Θ indicates the instruction where a conditional branch that caused the divergence, Θ_l into the stack when the PEs diverge in the control flow. The label that denotes a point where divergent PEs must synchronize. These nodes are pushed onto the synchronization stack whereas Θ_synchronization point, whereas Θ_push contains a program counter (v PE; however, these functions have the same domain. Thus, a function that maps variables to integers. The local memory is individual to each PE; however, these functions have the same domain. Thus, v ∈ σ denotes a vector of variables, each of them private to a PE. PEs can communicate through a shared array Σ. We use Θ to designate the set of active PEs. A program P is a map to instructions. The result of executing a μ-SIMD abstract machine is a pair (Θ, Σ). The program counter (pc) is the label of the next instruction to be executed. The machine contains a synchronization stack Π. Each node of Π is a tuple (l_id, Θ_done, l_next, Θ_todo) that denotes a point where divergent PEs must synchronize. These nodes are pushed into the stack when the PEs diverge in the control flow. The label l_id denotes the conditional branch that caused the divergence, Θ_done are the PEs that have reached the synchronization point, whereas Θ_todo are the PEs waiting to execute. The label l_next indicates the instruction where Θ_todo will resume execution.

Figures 5, 6 and 7 describe the big-step semantics of μ-SIMD. We use the auxiliary functions in Figure 5, plus the rules in Figure 6, to determine the semantics of instructions that change the program’s control flow. According to Rule SP, a program termi-
(Sp) \[ P[pc] = \text{stop} \] \[ (\Theta, \Sigma, P, pc) \rightarrow (\Theta, \Sigma) \]

(Bt) \[ \text{split}(\Theta, v) = (\Theta, \emptyset) \] \[ P[pc] = \text{bz } v, l \] \[ (\Theta, \Sigma, P, pc) \rightarrow (\Theta', \Sigma') \]

(BF) \[ \text{split}(\Theta, v) = (\emptyset, \Theta) \] \[ P[pc] = \text{bz } v, l \] \[ (\Theta, \Sigma, P, pc) \rightarrow (\Theta', \Sigma') \]

(Bd) \[ \text{split}(\Theta, v) = (\Theta_0, \Theta_n) \] \[ P[pc] = \text{bz } v, l \] \[ (\Theta, \Sigma, P, pc) \rightarrow (\Theta', \Sigma') \]

(SS) \[ \text{sync } \Theta_n \neq \emptyset \] \[ P[pc] = \text{sync } (\Theta_n, \Sigma, (pc', \Theta_0, l, \emptyset) : P, l) \rightarrow (\Theta', \Sigma') \] \[ (\Theta, \Sigma, (pc', \emptyset, l, \emptyset_n) : P, pc) \rightarrow (\Theta', \Sigma') \]

(SP) \[ \text{sync } \Theta_n \neq \emptyset \] \[ \Theta_n, \Sigma, \emptyset, \Theta_0 : P, pc + 1 \rightarrow (\Theta', \Sigma') \] \[ (\Theta, \Sigma, \emptyset, \Theta_0 : P, P, pc) \rightarrow (\Theta', \Sigma') \]

(JP) \[ \text{jump } l \] \[ P[pc] = \text{jump } l \] \[ (\Theta, \Sigma, P, P, l) \rightarrow (\Theta', \Sigma') \] \[ (\Theta, \Sigma, P, P, pc) \rightarrow (\Theta', \Sigma') \]

(IT) \[ \iota \notin \{\text{stop}, \text{bz}, \text{bz}, \text{sync}, \text{jump}\} \] \[ \iota \notin \{\text{stop}, \text{bz}, \text{bz}, \text{sync}, \text{jump}\} \] \[ P[pc] = \iota \] \[ (\Theta, \Sigma, \iota) \rightarrow (\Theta', \Sigma') \] \[ (\Theta', \Sigma', \Pi, pc + 1, \Theta'', \Sigma'') \] \[ (\Theta, \Sigma, \Pi, P, pc) \rightarrow (\Theta'', \Sigma'') \]

Fig. 6. The semantics of $\mu$-SIMD: control flow operations. For conciseness, when two hypotheses hold we use the topmost one. We do not give evaluation rules for bz, because they are similar to those given for bz.

lates if $P[pc] = \text{stop}$. The semantics of conditionals is more elaborate. Upon reaching $\text{bz } v, l$ we evaluate $v$ in the local memory of each active PE. If $\sigma(v) \neq 0$ for every PE, then Rule BF moves the flow to the next instruction, i.e., $pc + 1$. Similarly, if $\sigma(v) = 0$ for every PE, then in Rule BT we jump to the instruction at $P'[l]$. However, if we get distinct values for different PEs, then the branch is divergent. In this case, in Rule BD we execute the PEs in the “else” side of the branch, keeping the other PEs in the synchronization stack to execute them later. The push function in Figure 5 updates this stack. Even the non-divergent branch rules update the synchronization stack, so that, upon reaching a barrier, i.e., a sync instruction, we do not get stuck trying to pop a node. In Rule SS, if we arrive at the barrier with a group $\Theta_n$ of PEs waiting to execute, then we resume their execution at the “then” branch, keeping the previously active PEs into hold. Finally, if we reach the barrier without any PE waiting to execute, in Rule SP we synchronize the “done” PEs with the current set of active PEs, and resume execution at the next instruction after the barrier. Notice that, in order to avoid deadlocks, we must assume that a branch and its corresponding synchronization barrier determine a single-entry-single-exit region in the program’s CFG [Ferrante et al. 1987, p.329].

Figure 7 shows the semantics of the rest of $\mu$-SIMD’s instructions. A tuple $(t, \sigma, \Sigma, \iota)$ denotes the execution of an instruction $\iota$ by a PE $(t, \sigma)$. All the active PEs execute the same instruction at the same time. We model this behavior by showing, in Rule TL, that the order in which different PEs process $\iota$ is immaterial. Thus, an instruction
such as \( v = c \) causes every active PE to assign the integer \( c \) to its local variable \( v \).

The rest of the rules in Figure 7 are oblivious to the multi-threaded nature of \( \mu \)-SIMD. In other words, they determine the semantics of each instruction executed by a single PE. We use the notation \( f[a \mapsto b] \) to denote the updating of function \( f \); that is, \( \lambda x. x = a ? b : f(x) \). Rule CT describes the assignment of a constant to a variable. Similarly, Rule AS describes the copy of data from a variable \( v' \) to a variable \( v \). Rule LD shows the loading of data from the common memory \( \Sigma \) into a PE's local variable \( v \). In this rule, the contents of variable \( v_x \) are used to index \( \Sigma \). Stores are defined by Rule ST. An instruction such as \( \uparrow v_x = v \) copies the contents of \( v \) into the cell of \( \Sigma \) indexed by the contents of \( v_x \). The store instruction might lead to a data-race, i.e., two PEs trying to write different data on the same location in the shared vector. In this case, the result is undefined due to Rule TL. We guarantee atomic updates via \( v \leftarrow v_x + 1 \), which reads the value at \( \Sigma(\sigma(v_x)) \), increments it by one, and stores it back. This result is also copied to \( \sigma(v) \), as we see in Rule AT. Rule BP defines the execution of typical binary operations, such as addition and multiplication. The symbol \( \otimes \) denotes different operators, which we interpret according to the semantics usually seen in arithmetics.

Figure 8 (left) shows the kernel \( \text{sumTriangle} \) from Figure 1 written in \( \mu \)-SIMD. To keep the figure clean, we only show the label of the first instruction present in each basic block. This program will be executed by many threads, in lock-step; however, in this case, threads perform different amounts of work: the PE that has \( T_{id} = n \) will visit \( n + 1 \) cells of the matrix. After a thread leaves the loop, it must wait for the others. Processing resumes once all of them synchronize at label \( l_{15} \). At this point, each thread sees a different value stored at \( \sigma(d) \), which has been incremented \( T_{id} + 1 \) times. Figure 8 (Right) illustrates divergences via a snapshot of the execution of the program seen on the left. We assume that our running program contains four threads: \( t_0, \ldots, t_3 \). When visiting the branch at label \( l_6 \) for the second time, in cycle 17, the predicate \( p \) is 0 for
thread $t_0$, and 1 for the other PEs. In face of this divergence, $t_0$ is pushed onto $P$, the stack of waiting threads, while the other threads continue executing the loop. When the branch is visited a third time, a new divergence takes place in cycle 27, this time causing $t_1$ to be stacked for later execution. This pattern will happen again with thread $t_2$, although we do not show it in Figure 8. Once $t_3$ leaves the loop, all the threads synchronize via the sync instruction at label $l_{15}$, and resume lock-step execution.

3.2. Gated Static Single Assignment Form

To better handle control dependences between program variables, we work with $\mu$-SIMD programs in Gated Static Single Assignment form [Ottenstein et al. 1990; Tu and Padua 1995] (GSA). Figure 9 shows the program in Figure 8 converted to GSA form. This intermediate program representation differs from the well-known Static Single Assignment [Cytron et al. 1991] form because it augments $\phi$-functions with the predicates that control them. The GSA form uses three special instructions: $\mu$, $\gamma$ and $\eta$ functions, defined as follows [Ottenstein et al. 1990]:

- $\gamma$ functions represent the joining point of different paths created by an “if-then-else” branch in the source program. The instruction $v = \gamma(p, o_1, o_2)$ denotes $v = o_1$ if $p$, and $v = o_2$ if $\neg p$;
- $\mu$ functions, which only exist at loop headers, merge initial and loop-carried values. The instruction $v = \mu(o_1, o_2)$ represents the assignment $v = o_1$ in the first iteration of the loop, and $v = o_2$ in the others.
- $\eta$ functions represent values that leave a loop. The instruction $v = \eta(p, o)$ denotes the value of $o$ assigned in the last iteration of the loop controlled by predicate $p$.

We use Tu and Padua’s [1995] almost linear time algorithm to convert a program into GSA form. According to this algorithm, $\gamma$ and $\eta$ functions exist at the post-dominator of the branch that controls them. A label $l_p$ post-dominates another label $l$ if, and only if, every path from $l$ to the end of the program goes through $l_p$. Fung et al. [2007] have shown that re-converging divergent PEs at the immediate post-dominator of the divergent branch is nearly optimal with respect to maximizing hardware
utilization. Although Fung et al. have discovered situations in which it is better to do this re-convergence past $l_p$, they are very rare. Thus, we assume that each $\gamma$ or $\eta$ function encodes an implicit synchronization barrier, and omit the $\text{sync}$ instruction from labels where any of these functions is present. These special functions are placed at the beginning of basic blocks. We use Appel's parallel copy semantics [Appel 1998] to evaluate these functions, and we denote these parallel copies using Hack's matrix notation [Hack and Goos 2006]. For instance, the $\mu$ assignment at $l_5$, in Figure 9 denotes two parallel copies: either we perform $[i_1, s_1, d_1] = (i_0, s_0, d_0)$, in case we are entering the loop for the first time, or we do $[i_1, s_1, d_1] = (i_2, s_3, d_2)$ otherwise.

We work on GSA-form programs because this intermediate representation allows us to transform control dependences into data dependences when calculating uniform variables. Given a program $P$, a variable $v \in P$ is data dependent on a variable $u \in P$ if either $P$ contains some assignment instruction $P[l]$ that defines $v$ and uses $u$, or $v$ is data dependent on some variable $w$ that is data dependent on $u$. For instance, the instruction $p_0 = i_1 - L_0$ in Figure 9 causes $p_0$ to be data dependent on $i_1$ and $L_0$. On the other hand, a variable $v$ is control dependent on $u$ if $u$ controls a branch whose outcome determines the value of $v$. For instance, in Figure 8, $s$ is assigned at $l_{10}$ if, and only if, the branch at $l_6$ is taken. This last event depends on the predicate $p$; hence, we say that $s$ is control dependent on $p$. In the GSA-form program of Figure 9, we have that variable $s$ has been replaced by several new variables $s_i, 0 \leq i \leq 4$. We model the old control dependence from $s$ to $p$ by the $\gamma$ assignment at $l_{12}$. The instruction $[s_3] = \gamma(p_1, s_2, s_1)$ creates data dependences from $s_1$ to $s_2, s_1$ and also $p_1$, the predicate controlling the branch at $l_5$.

3.3. The Simple Divergence Analysis

The simple divergence analysis reports if a variable $v$ is uniform or divergent. We say that a variable is uniform if it meets the condition in Definition 3.1. Otherwise it is divergent. In order to find statically a conservative approximation of the set of uniform variables in a program we solve the constraint system in Figure 10. In Figure 10 we
\[ v = c \times T_{id} \quad \text{[TIDD]} \quad \llbracket v \rrbracket = D \quad v = \emptyset o \quad \text{[ASGD]} \quad \llbracket v \rrbracket = \llbracket o \rrbracket \]

\[ v \leftarrow v_x + c \quad \text{[ATMD]} \quad \llbracket v \rrbracket = D \quad v = c \quad \text{[CNTD]} \quad \llbracket v \rrbracket = U \]

\[ v = \gamma[p, o_1, o_2] \quad \text{[GAMD]} \quad \llbracket p \rrbracket = U \quad \llbracket v \rrbracket = [o_1] \wedge [o_2] \quad v = \eta[p, o] \quad \text{[ETAD]} \quad \llbracket p \rrbracket = U \quad \llbracket v \rrbracket = \llbracket o \rrbracket \]

\[ v = o_1 \oplus o_2 \quad \text{[GBZD]} \quad \llbracket v \rrbracket = [o_1] \wedge [o_2] \]

\[ v = \gamma[p, o_1, o_2] \text{ or } v = \eta[p, o] \quad \text{[PDVD]} \quad \llbracket p \rrbracket = D \quad \llbracket v \rrbracket = D \]

\[ v = \mu[o_1, \ldots, o_n] \quad \text{[RMUD]} \quad \llbracket v \rrbracket = [o_1] \wedge [o_2] \wedge \ldots \wedge [o_n] \]

Fig. 10. Constraint system used to solve the simple divergence analysis.

let \( \llbracket v \rrbracket \) denote the abstract state associated with variable \( v \). This abstract state is an element of the lattice \( U > D \). This lattice is equipped with a meet operator \( \wedge \), such that \( a \wedge a = a \), and \( U \wedge D = D \wedge U = D \). We optimistically initialize the abstract state of every variable with \( U \). In Figure 10 we use \( o_1 \oplus o_2 \) for any binary operator, including addition and multiplication. Similarly, we use \( \emptyset o \) for any unary operator, including loads.

**Definition 3.1 (Uniform Variables).** A variable \( v \in P \) is uniform if, and only if, for any state \( (\Theta, \Sigma, \Pi, P, pc) \), and any \( \sigma_i, \sigma_j \in \Theta \), we have that \( i, \sigma_i \vdash v = c \) and \( j, \sigma_j \vdash v = c \).

**Sparse Implementation.** If we see the inference rules in Figure 10 as transfer functions, then we can bind them directly to the nodes of the source program’s dependence graph. Furthermore, none of these transfer functions is an identity function, as a quick inspection of the rules in Figure 10 reveals. Therefore, our analysis admits a sparse implementation, as defined by Choi et al. [1991]. In the words of Choi et al., sparse dataflow analyses are convenient in terms of space and time because (i) useless information is not represented, and (ii) information is forwarded directly to where it is needed. Because the lattice used in Figure 10 has height two, the constraint system can be solved in two iterations of a unification-based algorithm. Moreover, if we initialize every variable’s abstract state to \( U \), then the analysis admits a straightforward solution based on graph reachability. As we see from the constraints, a variable \( v \) is divergent if either it (i) is assigned a factor of \( T_{id} \), as in Rule TIDD; or (ii) it is defined by an atomic instruction, as in Rule ATMD; or (iii) it is the left-hand side of an instruction that uses a divergent variable. From this observation, we let a data dependence graph \( G \) that represents a program \( P \) be defined as follows: for each variable \( v \in P \), let \( n_v \) be a vertex of \( G \), and if \( P \) contains an instruction that defines variable \( v \), and uses variable \( u \), then we add an edge from \( n_u \) to \( n_v \). To find the divergent variables of \( P \), we start from \( n_{Tid} \), plus the nodes that represent variables defined by atomic instructions, and mark every variable that is reachable from this set of nodes.

Moving on with our example, Figure 11 shows the data dependence graph created for the program in Figure 9. Surprisingly, we notice that the instruction \( \text{bnz } p_1, l_{12} \) cannot cause a divergence, even though the predicate \( p_1 \) is data dependent on variable \( d_1 \), which is created inside a divergent loop. Indeed, variable \( d_1 \) is not divergent, although the variable \( p_0 \) that controls the loop is. We prove the non-divergence of \( d_1 \) by induction on the number of loop iterations. In the first iteration, every thread sees \( d_1 = d_0 = 0 \). In subsequent iterations we have that \( d_1 = d_2 \). Assuming that at the \( n \)-th iteration every thread still in the loop sees the same value of \( d_1 \), then, the assignment \( d_2 = d_1 + 1 \)
concludes the induction step. Nevertheless, variable \(d\) is divergent outside the loop. In this case, we have that \(d\) is renamed to \(d_3\) by the \(\eta\)-function at \(l_{16}\). This \(\eta\)-function is data-dependent on \(p_0\), which is divergent. That is, once the PEs synchronize at \(l_{16}\), they might have re-defined \(d_1\) a different number of times. Although this fact cannot cause a divergence inside the loop, divergences might still happen outside it.

**THEOREM 3.2.** Let \(P\) be a \(\mu\text{-SIMD}\) program, and \(v \in P\). If \(\|v\| = U\), then \(v\) is uniform.

**PROOF.** The proof is a structural induction on the constraint rules used to derive \(\|v\| = U\):

- Rule CNTD: by Rule CT, in Figure 7, we have that \(\sigma_i(v) = c\) for every \(i\).
- Rule ASGD: if \(\|o\| = U\), then by induction we have that \(\sigma_i(o) = c\) for every \(i\). By Rule AS in Figure 7 we have that \(\sigma_i(v) = \sigma_i(o)\) for every \(i\).
- Rule GBZD: if \(\|o_1\| = U\) and \(\|o_2\| = U\), by induction we have \(\sigma_i(o_1) = c_1\) and \(\sigma_i(o_2) = c_2\) for every \(i\). By Rule BP in Figure 7 we have that \(\sigma_i(v) = c_1 \oplus c_2\) for every \(i\).
- Rule GAMD: if \(\|p\| = U\), then by induction we have that \(\sigma_i(p) = c\) for every \(i\). By Rules BT or BP in Figure 7 we have that all the PEs branch to the same direction. Thus, by the definition of \(\gamma\)-function, \(v\) will be assigned the same value \(o_i\) for every thread. We then apply the induction hypothesis on \(o_i\).
- Rule ETAD: similar to the proof for Rule GAMD.

\[ \square \]

### 3.4. Divergence Analysis with Affine Constraints

The previous analysis is not precise enough to point that the loop in the kernel `avgSquare` (Figure 1) is non-divergent. In this section we fix that omission by equipping the simple divergence analysis with the capacity to associate affine constraints with variables. Let \(C\) be the lattice formed by the set of integers \(\mathbb{Z}\) augmented with a top element \(\top\) and a bottom element \(\bot\), plus a meet operator \(\land\). Given \(\{c_1, c_2\} \subset \mathbb{Z}\), Figure 12 defines the meet operator, and the abstract semantics of \(\mu\text{-SIMD}\)'s multiplication and addition. Notice that in Figure 12 we do not consider \(\top \times a\) or \(\top + a\), for any \(a \in C\). This is safe because (i) we are working only with strict programs, i.e., programs in SSA form in which every variable is defined before being used, (ii) we process the instructions in a pre-order traversal of the program’s dominance tree, (iii) in a SSA form program, the definition of a variable always dominates every use of it [Budimlic

---

**Fig. 11.** The dependence graph created for the program in Figure 9. We only show the program slice [Weiser 1981] that creates variables \(p_1\) and \(d_3\). Divergent variables are colored gray.

ACM Transactions on Programming Languages and Systems, Vol. 35, No. 4, Article 13, Publication date: January 2014.
et al. 2002]. (iv) upon definition, as we shall see in Figure 13, every variable receives an abstract value different from $\top$.

We let $c_1 \land c_2 = \bot$ if $c_1 \neq c_2$, and $c \land c = c$ otherwise. Similarly, we let $c \land \bot = \bot \land c = \bot$. Notice that $C$ is the lattice normally used in constant propagation; hence, for a proof of monotonicity, see Aho et al. [2006, p.633-635]. We define $\bot$ as the product lattice $C \times C$.

If $(a_1, a_2)$ are elements of $\bot$, we represent them using the notation $a_1 T_{id} + a_2$. We define the meet operator of $\bot$ as follows:

$$(a_1 T_{id} + a_2) \land (a_1' T_{id} + a_2') = (a_1 \land a_1') T_{id} + (a_2 \land a_2')$$

We let the constraint variable $[v] = a_1 T_{id} + a_2$ denote the abstract state associated with variable $v$. We determine the set of divergent variables in a $\mu$-SIMD program $P$ via the constraint system seen in Figure 13. Initially we let $[v] = (\top, \top)$ for every $v$ defined in the text of $P$, and $[c] = (0, c)$ for each $c \in Z$.

Because our underlying lattice has height two, and we are using a product lattice with two sets, the propagation of control flow information is guaranteed to terminate in at most five iterations [Nielsen et al. 2005]. Each iteration is linear on the size of the dependence graph, which might be quadratic on the number of program variables, if we allow $\gamma$ and $\mu$ functions to have any number of parameters. Nevertheless, we show in Section 5 that our analysis is linear in practice. As an example, Figure 14 illustrates the application of the new analysis on the dependence graph first seen in Figure 11. Each node has been augmented with its abstract state, i.e., the results of the divergence analysis with affine constraints. This abstract state tells if the variable is uniform or not, as we prove in Theorem 3.3. Furthermore, if the processing elements see $v$ as the same affine function of their thread identifiers, e.g., $v = c_1 T_{id} + c_2, c_1, c_2 \in Z$, then we say that $v$ is affine.

**Theorem 3.3.** If $[v] = 0 T_{id} + a, a \in C$, then $v$ is uniform. If $[v] = c T_{id} + a, a \in C, c \in Z, c \neq 0$, then $v$ is affine.

**Proof.** The proof is by structural induction on the rules in Figure 13. We will show a few cases:

— **CNTA:** a variable initialized with a constant is uniform, given Rule CT in Figure 7. Rule CNTA assigns the coefficient zero to the abstract state of this variable.

— **SUMA:** if the hypothesis holds by induction, then we have four cases to consider. (i) If $v_1$ and $v_2$ are uniform, then $[v_1] = 0 T_{id} + a_1$, and $[v_2] = 0 T_{id} + a_2$, where $a_1, a_2 \in C$. Thus, $[v] = (0 + 0) T_{id} + (a_1 + a_2)$. By hypothesis, $a_1$ and $a_2$ have the same value for every processing element, and so do $a_1 + a_2$. (ii) If $v_1$ and $v_2$ are affine, then we have $[v_1] = c_1 T_{id} + a_1$, and $[v_2] = c_2 T_{id} + a_2$, where $c_1, c_2 \in Z$ and $a_1, a_2 \in C$. Thus, $[v] = (c_1 + c_2) T_{id} + (a_1 + a_2)$, and the result holds for the same reasons as in (i). (iii) It is possible that $c_1 = c_2$; thus, $c_1 + c_2 = 0$. Because $v_1$ and $v_2$ are affine, each variable is made off a factor of $T_{id}$ plus a constant parcel $a$ for every PE. The sum of these constant parcels, e.g., $a_1 + a_2$ is still constant for every PE; hence, $v$ is uniform. (iv) Finally, if one of the operands of the sum is divergent, then $v$ will be divergent,
Divergence Analysis

\[ v = c \times T_{id} \quad \text{(TIDA)} \quad \|v\| = cT_{id} + 0 \quad v = v' \quad \text{(ASGA)} \quad \|v\| = \|v'\| \]

\[ v = \alpha \cdot v_x + c \quad \text{(ATMA)} \quad \|v\| = \perp T_{id} + \perp \quad v = c \quad \text{(CNTA)} \quad \|v\| = 0T_{id} + c \]

\[ v = \oplus o \quad \text{(GUZA)} \quad \|\alpha\| = 0T_{id} + a \quad \|v\| = 0T_{id} + (\oplus o) \quad v = \oplus o \quad \text{(GUNA)} \quad \|\alpha\| = a_1T_{id} + a_2 \quad a_1 \neq 0 \]

\[ v = \downarrow v_x \quad \text{(LDUA)} \quad \|v_x\| = 0T_{id} + a \quad \|v\| = 0T_{id} + \perp \quad \|v\| = \perp T_{id} + \perp \quad \|v\| = 0T_{id} + a \]

\[ v = \gamma[p, \alpha_1, \alpha_2] \quad \text{(GAMA)} \quad \|v\| = a_1 \land [o_1 \land \alpha_2] \quad v = \eta[p, o] \quad \text{(ETAA)} \quad \|p\| = 0T_{id} + a \quad \|v\| = \|o\| \]

\[ v = o_1 + o_2 \quad \text{(SUMA)} \quad \|o_1\| = a_1T_{id} + a_1' \quad \|o_2\| = a_2T_{id} + a_2' \quad \|v\| = (a_1 + a_2)T_{id} + (a_1' + a_2') \]

\[ v = o_1 \times o_2 \quad \text{(MLVA)} \quad \|o_1\| = a_1T_{id} + a_1' \quad \|o_2\| = a_2T_{id} + a_2' \quad \|v\| = (a_1 \times a_2 + a_1' \times o_2 + (a_1' \times a_2) \]

\[ v = o_1 \times o_2 \quad \text{(MLCA)} \quad \|o_1\| = a_1T_{id} + a_1' \quad \|o_2\| = a_2T_{id} + a_2' \quad \|v\| = (a_1 \times a_2 + a_1' \times o_2 + (a_1' \times a_2) \]

\[ v = o_1 \oplus o_2 \quad \text{(GRZA)} \quad \|o_1\| = 0T_{id} + a_1' \quad \|o_2\| = 0T_{id} + a_2' \quad \|v\| = 0T_{id} + (a_1 \oplus a_2) \]

\[ v = o_1 \oplus o_2 \quad \text{(GBZA)} \quad \|o_1\| = a_1T_{id} + a_1' \quad \|o_2\| = a_2T_{id} + a_2' \quad a_1, a_2 \neq 0 \quad \|v\| = \perp T_{id} + \perp \]

\[ v = \gamma[p, \alpha_1, \alpha_2] \quad \text{or} \quad v = \eta[p, o] \quad \text{(PDVA)} \quad \|p\| = aT_{id} + a', a \neq 0 \quad \|v\| = \perp T_{id} + \perp \]

\[ v = \mu[o_1, \ldots, o_n] \quad \text{(RMUA)} \quad \|v\| = [o_1] \land [o_2] \land \ldots \land [o_n] \]

Fig. 13. Constraint system used to solve the divergence analysis with affine constraints of degree one.

Fig. 14. Results of the divergence analysis with affine constraints for the program slice seen in Figure 11.

given our abstract sum operator defined in Figure 12. These four cases abide by the semantics of addition, if we replace \(\oplus\) by \(+\) in Rule B\(p\) of Figure 7.

--- ETAA: we know that \(p\) is uniform; hence, by either Rule B\(T\) or B\(f\) in Figure 7, PEs reach the end of the loop at the same time. If \(o\) is uniform, it has the same value for
every PE at the end of the loop. If it is affine, it has the same $T_{id}$ coefficient at that moment. Thus, $v$ is either uniform or affine, by Rule A8 from Figure 7.

— GAMA: by hypothesis we know that $\|v\| = 0T_{id} + a$. Thus, by induction we know that $p$ is uniform. A branch on a uniform variable leads all the threads on the same path, due to either Rule B1 or B2 in Figure 7. There are then three cases to consider, depending on $[o_1]$ and $[o_2]$. (i) If $[o_1] = 0T_{id} + c_1$ and $[o_2] = 0T_{id} + c_2$, then by induction these two variables are uniform, and their meet is also uniform. (ii) If $[o_1] = cT_{id} + c_1$ and $[o_2] = cT_{id} + c_1$, then by induction these two variables are affine, with the same coefficient of $T_{id}$. Their meet is also affine with a $T_{id}$ coefficient equal to $c$. (iii) Otherwise, we conservatively assign $\bot$ the $\bot$ coefficient as defined by the $\wedge$ operator. The other rules are similar. □

The divergence analysis with affine constraints subsumes the simple divergence analysis of Section 3.3, as Corollary 3.4 shows.

**Corollary 3.4.** If the simple divergence analysis says that variable $v$ is uniform, then the divergence analysis with affine constraints says that $v$ is uniform.

**Proof.** Because both analyses use the same intermediate representation, they work on the same program dependence graph. In Section 3.3’s analysis, $v$ is uniform if it is a function of only uniform variables, e.g., $v = f(v_1, \ldots, v_n)$, and every $v_i$, $1 \leq i \leq n$ is uniform. From Theorem 3.2, we know that if $\|v_i\| = 0T_{id} + c_i$ for every $i$, $1 \leq i \leq n$, then $v$ is uniform. □

**Is there a case for higher-degree polynomials?** Our analysis, as well as constant propagation, are a specialization of a framework that we call the divergence analysis with polynomial constraints. In the general case, we let $\|v\| = a_nT_{id}^n + a_{n-1}T_{id}^{n-1} + \ldots + a_1T_{id} + a_0$, where $a_i \in C$, $1 \leq i \leq n$. Addition and multiplication of polynomials follow the usual algebraic rules. The rules in Figure 13 use polynomials of degree one. Constant propagation uses polynomials of degree zero. Our polynomials of degree one are a special instance of Miné’s octagons [Miné 2006]. The main different between our abstract domain, and Miné’s, is that while octagons can relate any two variables, we only relate variables with the thread identifier, hence obtaining a more efficient implementation. Similarly, higher degree polynomials are a special case of Cousot and Halbwachs polyhedrons [Cousot and Halbwachs 1978], an abstract domain that can track algebraic relations between any group of program variables.

There are situations in which polynomials of degree two let us find more affine variables. The extra precision comes out of Theorem 3.5. Consider, for instance, the program in Figure 15, which assigns to each processing element the task of initializing the rows of a matrix $\mathbf{a}$ with one’s. The degree-one divergence analysis would conclude that variables $i_0$, $i_1$ and $i_2$ are divergent. However, the degree-two analysis finds that the highest coefficient of any of these variables is zero; thus flagging them as affine functions of $T_{id}$. In our benchmarks the degree-2 analysis marked 39 more variables, out of almost 10,000, as affine, when compared to the degree-1 analysis. We could not gain more precision from polynomials of degree three or higher.

**Theorem 3.5.** If $\|v\| = 0T_{id}^2 + a_1T_{id} + o_1$, $a_1, a_0 \in C$, then $v$ is affine function of $T_{id}$.

**Proof.** This proof is also a structural induction on the extended constraint rules for polynomials of degree two. We omit it, because it is very similar to the proof of Theorem 3.3. □
void s(int* m, int n) {
  int i0 = n * tid, k = (tid + 1) * n;
  while (i1 = \( i_0 \oplus i_2 \); i1 < k) {
    m[i1] = 1;
    i2 = i1 + 1;
  }
}

\( (a_1, a_0) \times (a_2, a_1, a_0) \)

Fig. 15. An example where a higher degree polynomial improves the precision of the simple affine analysis. We let \( a_2 \cdot T_{id}^2 + a_1 \cdot T_{id} + a_0 = (a_2, a_1, a_0) \).

4. DIVERGENCE AWARE REGISTER ALLOCATION

Similar to traditional register allocation, we are interested in finding storage area to the values produced during program execution. However, in the context of graphics processing units, we have different types of memory to consider:

— **Registers**: these are the fastest storage regions. A traditional GPU might have a very large number of registers, for instance, one streaming multiprocessor (SM) of a GTX 580 GPU has 32,768 registers. However, running 1,536 threads at the same time, this SM can afford at most 20 registers to each thread in order to achieve maximum hardware occupancy.

— **Shared memory**: this fast memory is addressable by each thread in flight, and usually is used as a scratchpad memory. It must be used carefully, to avoid common parallel hazards, such as data races. Henceforth we will assume that accessing data in the shared memory is less than 3 times slower than in registers.

— **Local memory**: this off-chip memory is private to each thread. Modern GPUs provide a cache to the local memory, which is as fast as the shared memory. We will assume that a cache miss is 100 times more expensive than a hit.

— **Global memory**: this memory is shared among all the threads in execution, and is located in the same chip area as the local memory. The global memory is also cached. We shall assume that it has the same access times as the local memory.

As we have seen, the local and the global memories might benefit from a cache, which uses the same access machinery as the shared memory. Usually this cache is small: the GTX 570 has 64KB of fast memory, out of which 48KB are given to the shared memory by default, and only 16KB are used as a cache. This cache area must be further divided between global and local memories.

Given this hardware configuration, we see that the register allocator has the opportunity to keep a single image per warp of any spilled value that is uniform. This optimization is very beneficial in terms of time. According to Ryoo et al. [2008], the shared memory has approximately the same latency as an on-chip register access, whereas a non-cached access to the local memory is 200-300 times slower. A divergence aware register allocator has a second advantage: it tends to improve memory locality. The GPU’s cache space is severely limited, as it has to be partitioned among the massive number of threads running concurrently. In fact, the capacity of the cache might be much lower than the capacity of the register file itself [Nickolls and Dally 2010]. When moving non-divergent variables to the shared memory, we only need to store one instance per warp, rather than one instance per thread. Thus, the divergence aware register allocator may provide up to a 32-fold improvement in cache locality.
Figure 16 shows the instance of the register allocation problem that we obtain from the kernel \texttt{avgSquare} in Figure 1. There are many ways to model register allocation. In this paper we use an approach called linear scan [Poletto and Sarkar 1999]. Thus, we linearize the control flow graph of the program, finding an arbitrary ordering of basic blocks, in such a way that each live range is seen as an interval. We use bars to represent the live ranges of the variables. The live range of a variable is the collection of program points where that variable is alive. A variable \( v \) is alive at a program point \( p \) if \( v \) is used at a program point \( p' \) that is reachable from \( p \) on the control flow graph, and \( v \) is not redefined along this path. The colors of the bars represent the abstract state of the variables, as determined by the divergence analysis.

If the register pressure exceeds the number of available registers at a given program point \( p \), then our linear scan chooses one of the live variables and maps it into memory, a process called spilling. We spill the variable that has the farthest use from \( p \), following Belady’s heuristics [Belady 1966]. Current register allocators for graphics processing units place spilled values in the local memory. Figure 17 illustrates this approach. In this example, we assume a warp with two processing elements, each one having access to three registers. Given this configuration, variables \( s \), \( d \) and \( N \) had to be spilled. Thus, each of these variables receive a slot in local memory. The spilled data must be replicated once for each processing element, as each of them has a private local memory area. Accessing data from the local memory is an expensive operation, because this region is off-chip. To mitigate this problem, modern GPUs provide a cache to the local and to the global memories. However, because the number of threads using the cache is large – in the order of thousands – and the cache itself is small, e.g., 16KBs, cache misses are common. In the next section we show that it is possible to improve this situation considerably, by taking the results of the divergence analysis into consideration.
### 4.1. Adapting a Traditional Register Allocator to be Divergence Aware

To accommodate the notion of local memory in μ-SIMD, we augment its syntax with two instructions to manipulate this memory. An instruction such as \( v = s / d \) denotes a load of the value stored at local memory address \( s \) into \( v \). The instruction \( v \rightarrow v = s \) represents a store of \( v \) into the local memory address \( s \). The table in Figure 18 shows how we replace loads and stores to the local memory by more efficient instructions. The figure describes a re-writing system: we replace loads-to and stores-from local memory by the sequences in the table, whenever the variable has the abstract state described in the second column. In addition to moving uniform values to shared memory, in this paper we propose a form of Briggs's style rematerialization [Briggs et al. 1992] that suits SIMD machines. The lattice that we use in Figure 13 is equivalent to the lattice used by Briggs et al. in their rematerialization algorithm. Thus, we can naturally perform rematerialization for an uniform variable which has statically known-values, i.e., \([v_x] = (0T_{id}, c)\), as in line (i) of Figure 18 or \([v_x] = (c_1T_{id}, c_2)\), as in line (iii). For the other uniform or affine variables we can move the location of values from the local memory to the shared memory, as we show in lines (ii) and (iv).

Figure 19 shows the code that we generate for the program in Figure 16. The most apparent departure from the allocation given in Figure 17 is the fact that we have moved to shared memory some information that was originally placed in local memory. Variable \( d \) has been shared among different threads. Notice how the stores at labels L1 and L19 in Figure 17 have been replaced by stores to shared memory in labels L1 and L20 of Figure 19. Similar changes happened to the instructions that load \( d \) from...
\[ \begin{array}{c|c|c}
\text{Load sequence} & \text{Store sequence} \\
\hline
(i) & v = c & \emptyset \\
(ii) & v = \downarrow v_x & \uparrow v_x = v \\
(iii) & v = c_1 T_{id} + c_2 & \emptyset \\
(iv) & t = \downarrow v_x; v = c T_{id} + t & t = v_x - c T_{id}; \uparrow v_x = v \\
\end{array} \]

Fig. 18. Rewriting rules that replace loads (\(\downarrow v_x\)) and stores (\(\uparrow v_x = v\)) to local memory with faster instructions. The arrows \(\uparrow, \downarrow\) represent accesses to shared memory.

\begin{figure}
\centering
\includegraphics[width=\textwidth]{fig19.png}
\caption{Register allocation with variable sharing.}
\end{figure}

Local memory in Figure 17. Variable \(N\) has also been shared; however, contrary to \(d\), \(N\) is not uniform, but affine. If the spilled variable \(v\) is an affine expression of the thread identifier, then its abstract state is given by \(\llbracket v \rrbracket = c T_{id} + x\), where \(c\) is a constant known statically, and \(x\) is only known at execution time. In order to implement variable sharing in this case, we must extract \(x\), the unknown part of \(v\), and store it in shared memory. Whenever necessary to reload \(v\), we must get back from shared memory its dynamic component \(x\), and then rebuild \(v\)’s value from the thread identifier and \(x\). In line L7 we have stored \(N\)’s dynamic component. In lines L9 and L10 we rebuild the value of \(N\), an action that re-writes the load from local memory seen at line L9 of Figure 17.
Implementation details. There are two technical details that we had to take into consideration when implementing our register allocator: which thread writes and reads shared spills, and how shared memory is divided between multiple SIMD units. Concerning the first issue, we let all the threads in a warp to access the uniform data. Neither Race conditions nor bank conflicts [Gou and Gaydadjiev 2013, Sec 2.3] are issues, because all the threads write the same value. The alternative would be to choose only one of them to manipulate uniform spills. However, this solution, in addition to being hard to implement, yields slower code. The difficulty to choose a valid writer stems from the fact that not all the threads may be active at a given program point. Furthermore, even if we assume that we could choose a writer using code like “if (0 == \text{tid}) then ↑ x”, we still suffer a performance penalty. We have observed empirically, on two different Nvidia GPUs – GTX 560 and GTX 670 – that this kind of predication is almost three times slower than simply letting all the threads perform the uniform store of variable $x$.

The second issue that we had to take into account in our implementation of the divergence aware spiller is how the shared memory is partitioned among warps. Graphics processing units are not exclusively SIMD machines. Rather, they run several SIMD threads, or warps, inside a single SM. Our divergence analysis finds uniform variables per warp. Therefore, in order to implement the divergence aware register allocator, we must partition the shared memory among all the warps that might run simultaneously. The main advantage of this partitioning is that we do not need to synchronize accesses to the shared memory among different warps. On the other hand, the register allocator requires more space in the shared memory. That is, if the allocator finds out that a given program demands $N$ bytes to accommodate the spilled values, and the target GPU runs up to $M$ warps simultaneously, then this allocator will need $M \times N$ bytes in shared memory.

5. EXPERIMENTS

This section presents numbers that we produced with the divergence analyses and register allocators available in Ocelot [Diamos et al. 2010] revision 2,233, released on May 2013. We ran Ocelot on a quad-core Intel Core-i7 930 processor at 2.8GHz. This computer also hosts the GPU that we use to execute the kernels: a NVIDIA GTX 570 (Fermi) graphics processing unit, that contains 14 Steam Multiprocessors clocked at 1,464MHz and 1,280MB of memory. To avoid performance discrepancy we disabled CPU and GPU frequency scaling. This GPU allows us to run up to 1,536 threads per SM, each one using 21 registers for maximum occupancy. In our experiments we have artificially reduced the number of available registers to eight, in order to provoke more spills when comparing the different register allocators. Each kernel has access to 48KB of shared memory, and 16KB of cache for the local memory. In this experiments we are reserving the 16KB cache to local memory only, i.e., the kernels have been compiled with the option –dlcm=cg; thus, loads from global memory are not cached. In this way, we have more space in the cache to place spilled code. This setup tends to improve the results of register allocators that only spill into local memory.

Benchmarks: we have tested our divergence analysis in all the 395 different CUDA kernels that we took from the 68 applications present in the Rodinia 2.0.1 [Che et al. 2009], Parboil 2.5 [Stratton et al. 2012], and NVIDIA SDK 5.0 benchmark suites. If the kernel already uses too much shared memory, our allocator has no room left to place spilled values in that region, and it does not perform any change in the program. We have observed this situation in 39 kernels. We could compile them with 21 registers, but did not find enough storage space available when using only eight. The culprit, in this case, is the excessive number of spills into shared memory due to the high register pressure. A typical example of this kind of kernel is...
<table>
<thead>
<tr>
<th>B</th>
<th>A</th>
<th>K</th>
<th>N</th>
<th>Insts</th>
<th>Vars</th>
<th>Pres.</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>nn</td>
<td>euclid</td>
<td>r.nn</td>
<td>27</td>
<td>24</td>
<td>29</td>
</tr>
<tr>
<td>r</td>
<td>kmeans</td>
<td>invert_mapping</td>
<td>r.ks.kg</td>
<td>30</td>
<td>30</td>
<td>12</td>
</tr>
<tr>
<td>s</td>
<td>HSOpticalFlow</td>
<td>JacobHriteration</td>
<td>s.hw.jn</td>
<td>33</td>
<td>33</td>
<td>24</td>
</tr>
<tr>
<td>r</td>
<td>gaussian</td>
<td>Fan1</td>
<td>r.gn.t1</td>
<td>34</td>
<td>31</td>
<td>20</td>
</tr>
<tr>
<td>s</td>
<td>scalarProd</td>
<td>scalarProdGPU</td>
<td>s.ap</td>
<td>37</td>
<td>36</td>
<td>24</td>
</tr>
<tr>
<td>s</td>
<td>HSOpticalFlow</td>
<td>UpscaleKernel</td>
<td>s.hw.up</td>
<td>41</td>
<td>41</td>
<td>26</td>
</tr>
<tr>
<td>s</td>
<td>reduction</td>
<td>reduce1</td>
<td>s.re.r1</td>
<td>43</td>
<td>41</td>
<td>16</td>
</tr>
<tr>
<td>s</td>
<td>matrixMul</td>
<td>matrixMulCUDA</td>
<td>s.nn</td>
<td>45</td>
<td>45</td>
<td>30</td>
</tr>
<tr>
<td>s</td>
<td>HSOpticalFlow</td>
<td>ComputeDerivativesKernel</td>
<td>s.hw.cd</td>
<td>46</td>
<td>48</td>
<td>44</td>
</tr>
<tr>
<td>r</td>
<td>cfd</td>
<td>cuda_compute_step_factor</td>
<td>r.cd.sf</td>
<td>47</td>
<td>45</td>
<td>29</td>
</tr>
<tr>
<td>s</td>
<td>reduction</td>
<td>reduce0</td>
<td>s.re.r0</td>
<td>47</td>
<td>45</td>
<td>18</td>
</tr>
<tr>
<td>r</td>
<td>gaussian</td>
<td>Fan2</td>
<td>r.gn.f2</td>
<td>54</td>
<td>51</td>
<td>14</td>
</tr>
<tr>
<td>s</td>
<td>reduction</td>
<td>reduce4</td>
<td>s.re.r4</td>
<td>58</td>
<td>55</td>
<td>14</td>
</tr>
<tr>
<td>r</td>
<td>cfd</td>
<td>cuda_time_step</td>
<td>r.cd.ts</td>
<td>61</td>
<td>59</td>
<td>34</td>
</tr>
<tr>
<td>r</td>
<td>kmeans</td>
<td>kmeansPoint</td>
<td>r.kt</td>
<td>62</td>
<td>55</td>
<td>21</td>
</tr>
<tr>
<td>s</td>
<td>clock</td>
<td>timedReduction</td>
<td>s.clk</td>
<td>64</td>
<td>62</td>
<td>16</td>
</tr>
<tr>
<td>s</td>
<td>reduction</td>
<td>reduce5</td>
<td>s.re.r5</td>
<td>67</td>
<td>64</td>
<td>16</td>
</tr>
<tr>
<td>s</td>
<td>reduction</td>
<td>reduce3</td>
<td>s.re.r3</td>
<td>69</td>
<td>96</td>
<td>17</td>
</tr>
<tr>
<td>s</td>
<td>reduction</td>
<td>reduce6</td>
<td>s.re.r6</td>
<td>79</td>
<td>100</td>
<td>25</td>
</tr>
<tr>
<td>s</td>
<td>bicubicTexture</td>
<td>d_renderCatRom</td>
<td>s.bf</td>
<td>94</td>
<td>124</td>
<td>53</td>
</tr>
<tr>
<td>s</td>
<td>simpleGL</td>
<td>simple_vbo_kernel</td>
<td>s.gl</td>
<td>95</td>
<td>116</td>
<td>38</td>
</tr>
<tr>
<td>s</td>
<td>SobolQRNG</td>
<td>sobolGPU_kernel</td>
<td>s.sq</td>
<td>96</td>
<td>113</td>
<td>21</td>
</tr>
<tr>
<td>r</td>
<td>streamcluster</td>
<td>pgain_kernel</td>
<td>r.ar</td>
<td>97</td>
<td>132</td>
<td>26</td>
</tr>
<tr>
<td>s</td>
<td>Mandelbrot</td>
<td>Mandelbrot0</td>
<td>s.md.MU</td>
<td>106</td>
<td>135</td>
<td>28</td>
</tr>
<tr>
<td>r</td>
<td>pathfinder</td>
<td>dynproc_kernel</td>
<td>r.pr.dc</td>
<td>110</td>
<td>136</td>
<td>29</td>
</tr>
<tr>
<td>s</td>
<td>BlackScholes</td>
<td>BlackScholesGPU</td>
<td>s.bs</td>
<td>121</td>
<td>144</td>
<td>63</td>
</tr>
<tr>
<td>s</td>
<td>bilateralFilter</td>
<td>d_bilateral_filter</td>
<td>s.bf</td>
<td>134</td>
<td>147</td>
<td>36</td>
</tr>
<tr>
<td>p</td>
<td>bfs</td>
<td>BFS_in_GPU_Kernel</td>
<td>p.bs.gpu</td>
<td>139</td>
<td>175</td>
<td>28</td>
</tr>
<tr>
<td>s</td>
<td>HSOpticalFlow</td>
<td>DownscaleKernel</td>
<td>s.hw.dw</td>
<td>155</td>
<td>157</td>
<td>30</td>
</tr>
<tr>
<td>s</td>
<td>volumeRender</td>
<td>d_render</td>
<td>s.vr</td>
<td>154</td>
<td>196</td>
<td>38</td>
</tr>
<tr>
<td>p</td>
<td>bfs</td>
<td>BFS_kernel_multi_blk_inGPU</td>
<td>p.bs.blk</td>
<td>174</td>
<td>208</td>
<td>33</td>
</tr>
<tr>
<td>r</td>
<td>hotspot</td>
<td>calculate_temp</td>
<td>r ht</td>
<td>205</td>
<td>210</td>
<td>60</td>
</tr>
<tr>
<td>p</td>
<td>cutcpp</td>
<td>cuda_cutoff_potential_lattice6overlap</td>
<td>p.ct</td>
<td>227</td>
<td>298</td>
<td>33</td>
</tr>
<tr>
<td>p</td>
<td>bfs</td>
<td>BFS_kernel</td>
<td>p.bs.ker</td>
<td>229</td>
<td>337</td>
<td>44</td>
</tr>
<tr>
<td>s</td>
<td>HSOpticalFlow</td>
<td>WarpingKernel</td>
<td>s.hw.wa</td>
<td>252</td>
<td>335</td>
<td>60</td>
</tr>
<tr>
<td>s</td>
<td>simpleTexture3D</td>
<td>d_render</td>
<td>s.sj</td>
<td>313</td>
<td>357</td>
<td>25</td>
</tr>
<tr>
<td>s</td>
<td>imageDenoising</td>
<td>d_render</td>
<td>s.id.JN</td>
<td>368</td>
<td>566</td>
<td>44</td>
</tr>
<tr>
<td>r</td>
<td>cfd</td>
<td>cuda_compute_Jlux</td>
<td>r.cd.cx</td>
<td>721</td>
<td>715</td>
<td>53</td>
</tr>
<tr>
<td>r</td>
<td>heartwall</td>
<td>kernel</td>
<td>r.hl</td>
<td>1348</td>
<td>2067</td>
<td>51</td>
</tr>
</tbody>
</table>

Fig. 20. The benchmarks that we have used in the experiments discussed in this section. B: repository (Nvidia SDK 5.0, Rodinia 2.0.1, Parboil 2.5). A: application name. K: kernel name. N: acronym in the charts. Insts: number of PTX instructions before conversion to the GSA format. Vars: variables in the GSA format. Pres: maximum register pressure.

parboil::mri-gridding::gridding_GPU, which has a maximum pressure of 68 registers, and already uses shared memory liberally. When reporting runtime numbers, we will use only the 40 kernels in our test suite that take the longest time to execute when compiled with eight registers. These kernels are listed in Figure 20. Together, these benchmarks gives us 6,142 PTX instructions. We will use short names, given in that table, to indicate each kernel in the charts that we will show in the rest of this section.

**Runtime of the divergence analysis with affine constraints**: figure 21 compares the runtime of the two divergence analyses seen in Sections 3.3 and 3.4. We are showing results for the 100 largest benchmarks that we have in our test suite. The affine analysis of Section 3.4 took 58.6 msecs to go over all these kernels. On the average, the divergence analysis with affine constraints of degree two is 1.39x
Fig. 21. (Top) Time, in CPU cycles, to run the divergent analyses compared with the number of variables per kernel in GSA-form. Points in the X-axis are kernels, sorted by the number of variables they contain. (Bottom) Comparison between times to run our two divergence analyses. Each bar gives time of affine analysis over time of simple analysis. We have cropped bars that exceed a slowdown of 5x. We report time of analyses only, excluding other compilation phases.

slower than the simple divergence analysis of Section 3.3. This slowdown is expected, because the affine analysis uses a lattice of height 9, whereas the simple analysis uses a lattice of height two. We have observed a few extreme cases. As an example, in `sdk::concurrentKernels::mykernel`, a test case with 879 PTX instructions, the affine analysis is 19x slower than the simple divergence analysis. We measure time in CPU ticks, as given by the `rdtsc` x86 instruction. There is a strong correlation between runtime and number of variables: the coefficient of determination for the simple analysis is 0.957, and for the affine analysis is 0.936. This linear behavior is visually apparent in Figure 21 (Top), where we have plotted the time that our affine analysis spends per variable. We conclude from this experiment that in practice both analyses are linear on the number of variables in the target program.

**Precision of the divergence analysis with affine constraints:** figure 22(Top) compares the precision of the simple divergence analysis from Section 3.3, and the analysis with affine constraints from Section 3.4. The simple analysis reports that 56.02% of the variables are divergent, while the affine analysis gives 54.42%. However, whereas the simple divergence analysis only marks a variable as uniform or not, the affine analysis can find that a non-trivial proportion of the divergent variables are
Fig. 22. (Top) Percentage of divergent variables (0-100%) reported by the simple divergence analysis of Section 3.3, and the divergence analysis with affine constraints of Section 3.4. (Bottom) Abstract states that the divergence analysis with affine constraints of Section 3.4 finds for the program variables. Values between charts give number of variables in each kernel in GSA form.

affine functions of some thread identifier. Figure 22(Bottom) gives the distribution of the abstract states that we found with the divergence analysis with affine constraints of degree one. In that figure, we let \( a_1T_{id} + a_0 = (a_1, a_0) \), for \( a_i \in \{\perp, c, 0\} \). Even though we reported that 56.02% of the variables are divergent, i.e., have \( a_1 \neq 0 \), we found out that 20.70% of these variables are affine functions of some thread identifier.

**Comparing different degrees of polynomials:** an important question is: which polynomial degree to use in the divergence analysis with affine constraints? We have found that the affine analysis of degree two adds negligible improvement over the analysis of degree one. The latter misses 39 uniform variables that the former captures in almost 10,000 variables. We have not found any situation in which higher degrees would improve on the second-degree analysis.

5.1. Register allocation

Figure 23 compares the runtime of code produced by three different implementations of register allocators. We use, as a baseline, the linear scan register allocator [Poletto and Sarkar 1999] that is publicly available in the Ocelot distribution. The two other allocators are implemented as re-writing patterns that change the spill code inserted by linear scan according to the rules in Figure 18. All these three allocators use the same policy to assign variables to registers and to compute spilling costs. The diver-
gence aware allocators are: DivRA which moves to shared memory the variables that the simple divergence analysis of Section 3.3 marks as uniform, and AffRA, which uses all the four rules in Figure 18 guided by the analysis of Section 3.4 with polynomials of degree one. Notice that DivRA can only use the second rule in Figure 18.

Figure 23 reports time for each kernel individually, instead of showing the runtime of an entire application made of several kernels. Although kernels run in the GPU, we measure their runtime in CPU ticks, by synchronizing the start and end of each kernel call with the CPU. We have run each benchmark 15 times and the variance is negligible: in all the experiments the difference between the minimum and the maximum time observed was less than 1%; hence, we omit error bars for the sake of legibility.

We take about one and a half hours to execute the 40 benchmarks 15 times on our GTX 570 GPU. In this experiment we have reduced the quantity of registers available to each thread, in order to increase the number of spills. In this way we have more opportunities to compare the quality of the code produced by the different allocators under a situation of extreme stress. Linear Scan uses nine registers, whereas DivRA and AffRA use eight, because these two allocators must reserve one register to load the base addresses that each warp receives in shared memory to place spill code. Additionally, AffRA uses one of its registers to load $T_id$, as PTX's application binary interface requires this special variable to be in register when used as an operand.

On the average, all the divergence aware register allocators improve on Ocelot’s original linear scan. DivRA yields a speedup of 15.37%, and AffRA gives a speedup of 26.21%. These numbers are the geometric mean over the results reported in Figure 23. There are situations when both DivRA and AffRA produce code that is slower than the original linear scan algorithm. We have detected this behavior in rodinia::nn::euclid, for instance. This fact happens because (i) the local memory benefits from a 16KB cache that is as fast as shared memory; (ii) loads and stores to shared memory take three instructions each: a type conversion, a multiply add, and the memory access itself; and (iii) DivRA and AffRA insert into the kernel some setup code to delimit the storage area that is given to each warp. This code, naturally, demands some execution cycles. Nevertheless, this experiment lets us conclude that a divergence aware register allocator produces code that is substantially faster than the binaries generated by an allocator that is oblivious to the idiosyncrasies of the SIMD world.

**Affinity is an essential information to divergence aware register allocation:** Figure 24 shows how the different divergent aware register allocators target mem-
Fig. 24. Target location of instructions used to load the variables spilled by AffRA with eight registers and DivRA with nine. The numbers give the total quantity of load instructions.

Fig. 25. Type of reconstruction code inserted by AffRA with polynomials of degree one. Values above bars give number of uses of spilled variables.

ory with load instructions. DivRA can either load values from the shared or the local memory. AffRA, in addition to these two alternatives, can also rematerialize values
using either row (i) or (iii) of Figure 18. Rematerialization does not target any kind of memory. We call the code used to load or rematerialize values a use reconstruction.

The main conclusion that we draw from this figure is the fact that affinity information is essential to reduce the amount of access to local memory. AffRA tends to insert more reconstruction code than DivRA. The former allocator deals with larger register pressure because it must load $T_{id}$ in a register to operate with it. In our 40 benchmarks, AffRA had to reconstruct 2,287 uses of spilled variables, whereas DivRA had to reconstruct 2,058. Nevertheless, only 850 loads inserted by AffRA target the local memory. On the other hand, 1,572 loads inserted by DivRA read data from that memory.

The key to avoid going to local memory is affinity information. To illustrate this fact, Figure 25 explicitly separates the reconstruction code inserted by AffRA. We use ↓ and ↑ to denote loads-from local and shared memory, respectively. The tuples (0, ⊥), (c, c) and (c, ⊥) refer to the second, third and fourth lines of Figure 18, respectively. Loads such as ↓ (c, c) and ↑ (c, ⊥) would be considered divergent by the analysis of Section 3.3; hence, they are mapped onto the local memory by DivRA. On the other hand, the more precise analysis of Section 3.4 gives AffRA enough subsidies to load these variables from the shared memory. Incidentally, by comparing Figures 25 and 23, we observe that the largest performance speedups of AffRA over DivRA have been obtained in benchmarks that contain a large proportion of instructions such as ↓ (c, c) and ↑ (c, ⊥). Examples of these benchmarks include s.re.r1, s.re.r2 and s.re.r3. In sdk::reduce::reduce3 (s.ra.r3), for instance, AffRA had to spill two variables of type (c, c), with four uses, and four variables of type (0, ⊥) with five uses. Whereas AffRA can rematerialize the four affine uses, DivRA would have to map them into local memory, as they would be considered divergent.

A summary of abstract states in the context of register allocation: Figure 26 summarizes the information that the divergence analysis with affine constraints produces to our benchmarks using polynomials of degree one. By comparing Figures 26 (a) and (b), we notice that the proportion of uniform variables that are spilled is larger than the total percentage of these variables in our test suite. Our divergence aware register allocators do not assign a lower spilling cost to uniform variables. Thus, we speculate that this difference happens because uniform variables tend to have longer live ranges. A previous study, by Collange et al. [2009], corroborates this hypothesis. Figures 26 (c) and (d) show the proportion of spilling instructions, i.e., loads and stores, that are inserted by AffRA. Ocelot’s linear scan uses a “spill-everywhere” approach: each use of a spilled variable must be reconstructed, either via a load instruction, or via rematerialization. Similarly, each definition of a spilled variable must be suffixed with code to save its value. We do register allocation after the SSA elimination phase; thus, we may have more than one definition of each variable. This observation explains why we have more store instructions than spilled variables in our programs. Overall, we reconstruct 2,287 uses, as we have mentioned before, and had to save 1,511 definitions via store instructions. As we see in Figure 26(d), 44 + 7 of these stores did not require any code, because variables bound to either (0, c) or (c, c) can be simply rematerialized.

Runtime vs Number of Available Registers: As we have mentioned before, we have limited our previous experiments to eight registers to exercise our allocators in a setting with high register pressure. However, our GTX 570 GPU provides us with a large register file with 32K registers. Hence, we can give each PE up to 21 registers, and still use all the 1,536 potential physical threads. If the number of available registers is high enough, then spills are a rare event, and the performance gap between the different register allocators tends to decrease. Figure 27 makes this trend clear, by showing the runtime of the binaries produced by the different register allocators that
we have. AffRA yielded code 3.84% faster than linear scan, and DivRA yielded code 1.47% faster.

To study scenarios with different register banks, we have produced histograms to four kernels, showing how the runtime of the binaries produced by AffRA varies with the increase in the number of available registers. These histograms are given in Figure 28. The first three kernels, rodinia::dynproc, sdk::dbilateral_filter, rodinia::cuda_compute_flux and parboil::cuda_cutoff_potential_lattice gave us the largest speedups obtained by the affine aware allocator (AffRA) over linear scan, considering only eight registers available. The fourth, rodinia::cuda_compute_flux gave us the largest number of variables spilled by AffRA. We vary the number of registers from eight to 23. In rodinia::cuda_compute_flux, the kernel with the highest register pressure out of our four examples, the speedup of AffRA and DivRA over the traditional linear scan is still noticeable.

The Impact of Cache on Register Allocation: Our GPU, the Nvidia GTX 570, lets us use two different cache configurations: from a total of 64KB on-chip memory, we can separate either 48KB or 16KB to the L1 cache. The remaining space is used
Fig. 27. Relative speedup obtained by different register allocators in a setup with 21 registers available for each thread. Like in Figure 23, bars are normalized to the time given by Ocelot’s linear scan register allocator. The shorter the bar, the faster the kernel.

Fig. 28. Runtime of code produced by the different register allocators versus the number of available registers. Bars are normalized by the runtime of code produced by Ocelot’s linear scan. Values above bars show number of variables spilled by AffRA. Values next to kernel names give number of PTX instructions in the program, and maximum register pressure. The shorter the bar, the faster the code.

as shared memory. In the previous experiments, we have used the configuration that allocates 48KB to the shared memory. This configuration is the default. In this section we will analyze the behavior of our allocators with the larger cache. Changing the default setup requires the modification of the source code, which must contain a call to the necessary configuration routine. Because this task demands some familiarity with
the internals of each benchmark, we have only applied the change in a few of them. Figure 29 summarizes some of our findings.

Our divergent aware allocators cannot generate code to some benchmarks if they only have 16KB of shared memory available. We have observed this behavior, for instance, in rodinia::cuda_compute_flux, when compiled with only eight registers. The allocators fail for lack of storage space: the 16KB reserved to the shared memory is half the size of the register bank of the GTX 570! The configuration with the small shared memory might also reduce the occupancy of the processing units available. In a modern GPU, sets of SIMD threads, e.g., warps, are further grouped into units called blocks. The shared memory is visible to all the threads in the same block. We can run multiple blocks, as long as the amount of shared storage that each of them requires fits together into the total space available for the shared memory. As an example, Figure 29 shows that, in the setting with eight registers, for dynproc_kernel and simple_vbo_kernel, the execution time increases with the 48KB cache. A larger cache implies less shared memory.

![Graphs showing the impact of cache configuration on runtime of benchmarks](image)

**Fig. 29.** Impact of the cache configuration on the runtime of six benchmarks. Bars shows absolute times, in CPU ticks. Tra is the traditional (divergence oblivious) allocator. We use Div for DivRA, and Aff for AffRA. We write 16 to denote a 16KB L1 cache, and 48 to denote a 48KB L1 cache.

---

**calculate_temp (205/60)**

**imageDenoising (368/44)**

**dynproc_kernel (110/29)**

**simple_vbo_kernel (95/38)**

**cuda_compute_step_factor (47/29)**

**cuda_time_step (61/34)**
memory space. The small number of registers forces too many uniform and affine variables into shared cells; hence, increasing the demands of each block. Unable to meet these demands, the GPU scheduler postpones the execution of one of the blocks, which leads to the slowdown. Notice that in these two cases, the slowdown is only observable with eight registers. The availability of more registers reduce the pressure on the shared memory; thus, leading to full hardware occupancy. DivRA can also lead to lower hardware occupancy, if it places too many uniform variables in the shared memory, but we have not detected this behavior.

The functioning of dynproc_kernel and simple_vbo_kernel in the register rich environment is not a coincidence. In general, the larger cache speeds up code generated by any of our three allocators, as long as the hardware occupancy is not compromised. Allocators that use more the local memory are more sensitive to the size of the cache. Figure 29 shows that AffRA is much more stable than the traditional allocator or even DivRA, as it places less pressure on the L1 cache. We conclude this study by pointing out that the divergent aware allocators tend to outperform the traditional algorithm in any setup. This result holds even when the latter is given a cache that is three times the size of the cache given to the divergent aware allocators. The only exception to this general trend was simple_vbo_kernel, in which Ocelot’s original allocator with a 48KB cache produced faster code than AffRA with only 16KB of shared memory. The villain, in this case, was the lower hardware occupancy.

6. CONCLUSION

This paper has presented divergence analysis, a technique that helps developers and compilers to better understand the behavior of programs that execute on SIMD environments. We have discussed two different implementations of this analysis. The first, seen in Section 3.3, has a simple and very efficient implementation. The second, seen in Section 3.4, is more elaborate, but provides better precision. This paper has also introduced the notion of a divergence aware register allocator. We have tested our ideas on a NVIDIA GPU, but we believe that they will work in any SIMD-like environment.

While we claim that this work improves the quality of the code that compilers generate for graphics processing units, it is our understanding that there is still much work to be done in terms of software engineering. All the algorithms that we have presented in this paper were implemented in a compiler back-end that optimizes code written in the PTX intermediate representation. As such, currently our ideas support the compiler, but not the programmer. On the other hand, the different flavors of divergence analyses can be very useful to software development as well. By automatically pointing divergent branches, uncoalesced memory accesses, uniform data and affine relations between variables, techniques similar to ours can be used to guide the code developer into obtaining maximum benefit from a SIMD-like programming language. Therefore, given that parallelism is one of the key pillars on which rests the high performance of modern computers, we expect techniques like ours to be each day more important.

Reproducibility: all the algorithms discussed in this paper are publicly available in the Ocelot compiler. Ocelot’s implementation is industrial-quality. The rest of our code plus tables with experimental data are publicly available at http://simdopt.wordpress.com/

ACKNOWLEDGMENTS

We thank the Ocelot community for helping us to implement all the techniques that we describe in this paper. This work subsumes three papers that we have presented in the past. We thank the referees of those manuscripts, as well as the reviewers of this work, for very helpful and constructive comments. Diogo Sampaiou has been supported by the Brazilian Research Council (CNPq), and Caroline Collange was supported by InWeb during her stay in Brazil.
REFERENCES


BOUDIER, P. AND SELLERS, G. 2011. Memory system on Fusion APUs. In AMD Fusion Developer Summit. AMD.


BYUNGYUN JANG, DANA SCHAAL, P. M. AND KAELI, D. SAAHPC. Static memory access pattern analysis on a massively parallel GPU. In PLDI. ACM.


CYTRON, R., FERRANTE, J., ROSEN, B. K., WEGMAN, M. N., AND ZADECK, F. K.


Received Month year; revised Month year; accepted Month year