# Lazy parallel composition of infinite transition systems

Yuliia Romenska & Frédéric Mallet Université Nice Sophia Antipolis EPC Aoste









# UML Profile for MARTE

- Model-Driven design of real-time reactive embedded systems,
  - Modeling for analysis (static or dynamic) and synthesis
- Reconcile
  - Some formal models (concurrency theory)
  - with some engineering models (MDE)
  - For different application domains
    - Avionics, Automotive, Systems-on-chip
- **OMG UML Marte** (<u>Modeling and Analysis of Real-Time and Embedded systems</u>)
  - Supersedes <u>Schedulability</u> <u>Performance &</u> <u>Time</u>
  - Two chapters in MARTE foundations: *Time, Allocation*
  - Convergence with SysML : Systems Engineering

# MARTE/CCSL

- <u>Clock</u> Constraint Specification Language
  - Syntax to make explicit the semantics of models (of computations and communications)
    - Causal and temporal relationships
  - Clocks become first-class citizens (not hidden behind signals)
- Logical clocks (Lamport, synchronous languages)
  - Clock = (infinite) sequence of instants <=> events
  - Instant = Event occurrence



# MARTE/CCSL

- <u>Clock</u> Constraint Specification Language
  - Syntax to make explicit the semantics of models (of computations and communications)
    - Causal and temporal relationships
  - Clocks become first-class citizens (not hidden behind signals)
- Logical clocks (Lamport, synchronous languages)
  - Clock = (infinite) sequence of instants
    <=> events
  - Instant = Event occurrence
- Asynchronous/causal relationships
  - a causes b or b depends on a
    - ∀i ∈ ℕ\*, a[i] ≤ b[i]
  - a precedes b
    - ∀i ∈ ℕ\*, a[i] < b[i]

#### • **Synchronous** relationships

- a isSynchronousWith b
  - ∀i ∈ ℕ\*, a[i] ≡ b[i]
- a isSubclockOf b
  - ∀i ∈ ℕ\*, a[i] ≡ b[**f(i)**]

Example (pure delay):  $a = b \ n$  $\forall i \in \mathbb{N}^*, a[i] \equiv b[i + n]$ 

#### Clock relations – Binary delay

• Infinitely many coincidence relations



#### Clock relations – Precedence

• Infinitely many precedence relations



a <mark>≺</mark>b

a **precedes** b

**Not Bounded !** Problem for model-checking

#### Clock relations – Precedence

• Infinitely many precedence relations



### Clock relations – bounded-precedence

• Infinitely many precedence relations



#### Parallel composition Finite automata

#### • Synchronized product of automata





#### Parallel composition Infinite automata

### Problem statement

- Use CCSL as a **specification language** 
  - Generation of Esterel observers [LCTES'09]
    - Modular generation => Bounded-subset of CCSL
- Verify properties on CCSL specifications through modelchecking
  - Transformation into Büchi Automata [Time'11]
    - Bounded-subset of CCSL operators
- Controller synthesis (Signal/Sigali) [Memocode'11]
- > How to deal with an infinite structure?
  - Perform model-checking
  - => Lazy evaluation

# Solution

- Lazy evaluation: Encode Infinite Transition Systems
  - int => Unbounded integers
  - Intentional infinite structure: not in extension



# Other solution

• Extended Finite State Machine



# **Time Complexity**

- Number of states |S|
  - No maximal bound (may be infinite)
- Number of transitions
  - For each state, need to consider all the combinations for all the clocks
    - Each clock can: tick, stall, be dead
    - N clocks => 3<sup>N</sup> combinations => 3 | C | \* | S |
- Actual case
  - Much better than worst case
  - No precise criterion
  - Cycles in precedence or subclocking seem to reduce drastically the complexity

## Conclusion and future work

- State-based semantics for CCSL
  - Allows for the code generation
  - Does not assume bounded operators as in previous works
- Synchronized Product (vs. RSP 2012)
  - Does not finish if the product is infinite
    - Need a way to detect the boundness
    - Problem similar to safety in process networks
  - Exponential in number of clocks when finite
    - Need a way to split the specification into pieces
    - Avoid building the whole state space