Automatic generation of polynomial-based hardware architectures for function evaluation - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Automatic generation of polynomial-based hardware architectures for function evaluation

Résumé

Many applications require the evaluation of some function through polynomial approximation. This article details an architecture generator for this class of problems that improves upon the literature in two aspects. Firstly, it benefits from recent advances related to constrained-coefficient polynomial approximation. Secondly, it refines the error analysis of polynomial evaluation to reduce the size of the multipliers used. As a result, architectures for evaluating arbitrary functions with precisions up to 64 bits, making efficient use of the resources of recent FPGAs, can be obtained in seconds. An open-source implementation is provided in the FloPoCo project.
Fichier principal
Vignette du fichier
RR-LIP-2010-14.pdf (132.77 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

ensl-00470506 , version 1 (06-04-2010)

Identifiants

  • HAL Id : ensl-00470506 , version 1

Citer

Florent de Dinechin, Mioara Joldes, Bogdan Pasca. Automatic generation of polynomial-based hardware architectures for function evaluation. Application-specific Systems, Architectures and Processors, Jul 2010, Rennes, France. ⟨ensl-00470506⟩
180 Consultations
607 Téléchargements

Partager

Gmail Facebook X LinkedIn More