index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Computational modeling Sécurité Magnetic tunnel junction TRNG Mutual Information Analysis MIA Side-channel attack Security Countermeasure Side-Channel Analysis SCA GSM Steadiness Field programmable gate arrays Application-specific VLSI designs Variance-based Power Attack VPA Resistance Energy consumption Random access memory Masking Linearity Logic gates Transistors Asynchronous Sensors Filtering Tunneling magnetoresistance Side-channel attacks SCA Dynamic range Cryptography Defect modeling Hardware Routing AES Security and privacy SoC FDSOI DRAM CRT Machine learning Circuit faults Voltage Information leakage Lightweight cryptography Switches Authentication Differential Power Analysis DPA Fault injection attack OCaml STT-MRAM Formal methods Costs Signal processing algorithms Intrusion detection CPA Hardware security Loop PUF Field Programmable Gates Array FPGA Side-channel attacks Estimation RSA FPGA Power demand Randomness Protocols ASIC Fault injection Masking countermeasure Simulation Side-channel analysis Formal proof Side-Channel Analysis Dual-rail with Precharge Logic DPL Aging Elliptic curve cryptography Reverse-engineering Internet of Things Differential power analysis DPA 3G mobile communication Convolution Neural networks Receivers Training Reliability Spin transfer torque Power-constant logic SCA Security services Active shield Side-Channel Attacks Temperature sensors Robustness Confusion coefficient Writing Image processing Process variation Countermeasures PUF Reverse engineering Magnetic tunneling MRAM Electromagnetic

 

Documents avec texte intégral

210

Références bibliographiques

427

Open access

39 %

Collaborations